A nonlinear scheduling rule incorporating fuzzy-neural remaining cycle time estimator for scheduling a semiconductor manufacturing factory-a simulation study

International Journal of Advanced Manufacturing Technology

Volumn 45, Issue 1-2, 2009, Pages 110-121

  Chen, Toly ^a   Wang, Yi Chi ^a  

^a FENG CHIA UNIVERSITY   (Taiwan)

Author keywords

Fluctuation smoothing; Fuzzy neural; Nonlinear; Remaining cycle time; Scheduling; Semiconductor manufacturing; Simulation

Indexed keywords

FLUCTUATION SMOOTHING; FUZZY-NEURAL; NONLINEAR; REMAINING CYCLE TIME; SEMICONDUCTOR MANUFACTURING; SIMULATION;

MANUFACTURE; SCHEDULING; STATISTICS;

INDUSTRIAL APPLICATIONS;

EID: 70350537138     PISSN: 02683768     EISSN: 14333015     Source Type: Journal    
DOI: 10.1007/s00170-009-1941-y     Document Type: Article

References (22)

1. S Barman 1998 The impact of priority rule combinations on lateness and tardiness IIE Trans 30 495 504 10.1080/07408179808966489 doi:10.1080/ 07408179808966489
2. P-C Chang J-C Hsieh 2003 A neural networks approach for due-date assignment in a wafer fabrication factory Int J Ind Eng 10 1 55 61 1993624
3. Chang P-C, Hsieh J-C, Liao TW (2001) A case-based reasoning approach for due date assignment in a wafer fabrication factory. Proceedings of the International Conference on Case-Based Reasoning (ICCBR 2001), Vancouver, British Columbia, Canada
4. P-C Chang J-C Hsieh TW Liao 2005 Evolving fuzzy rules for due-date assignment problem in semiconductor manufacturing factory J Intell Manuf 16 549 557 10.1007/s10845-005-1663-4 doi:10.1007/s10845-005-1663-4 (Pubitemid 41067724)
5. P-C Chang TW Liao 2006 Combining SOM and fuzzy rule base for flow time prediction in semiconductor manufacturing factory Appl Soft Comput 6 198 206 10.1016/j.asoc.2004.12.004 doi:10.1016/j.asoc.2004.12.004 (Pubitemid 43069242)
6. T Chen 2003 A fuzzy back propagation network for output time prediction in a wafer fab Appl Soft Comput 2 3F 211 222 10.1016/S1568-4946(02)00066-2 doi:10.1016/S1568-4946(02)00066-2 (Pubitemid 40421588)
7. T Chen 2006 A hybrid look-ahead SOM-FBPN and FIR system for wafer lot output time prediction and achievability evaluation Int J Adv Manuf Technol 35 5-6 575 586 doi:10.1007/s00170-006-0741-x
8. T Chen 2006 A hybrid SOM-BPN approach to lot output time prediction in a wafer fab Neural Process Lett 24 3 271 288 10.1007/s11063-006-9027-4 doi:10.1007/s11063-006-9027-4 (Pubitemid 44673847)
9. T Chen 2006 A look-ahead back propagation network to predict wafer lot output time WSEAS Trans Comput 5 5 910 915 (Pubitemid 43810345)
10. T Chen HR Tsai HC Wu 2006 Wafer lot output time prediction with a hybrid artificial neural network WSEAS Trans Comput 5 5 817 823 (Pubitemid 43810331)
11. AK Gupta AI Sivakumar 2006 Job shop scheduling techniques in semiconductor manufacturing Int J Adv Manuf Technol 27 1163 1169 10.1007/s00170-004-2296-z doi:10.1007/s00170-004-2296-z (Pubitemid 43170416)
12. B-W Hsieh C-H Chen S-C Chang 2001 Scheduling semiconductor wafer fabrication by using ordinal optimization-based simulation IEEE Trans Robot Autom 17 5 599 608 10.1109/70.964661 doi:10.1109/70.964661 (Pubitemid 33137776)
13. S Hsieh KC Hou 2006 Production-flow-value-based job dispatching method for semiconductor manufacturing Int J Adv Manuf Technol 30 7-8 727 737 10.1007/s00170-005-0105-y doi:10.1007/s00170-005-0105-y (Pubitemid 44411202)
14. DA Koonce S-C Tsai 2000 Using data mining to find patterns in genetic algorithm solutions to a job shop schedule Comput Ind Eng 38 3 361 374 10.1016/S0360-8352(00)00050-4 doi:10.1016/S0360-8352(00)00050-4 (Pubitemid 32022410)
15. Li X, Sigurdur O (2004) Data mining for best practices in scheduling data. Proceedings of IIE Annual Conference and Exhibition
16. SCH Lu D Ramaswamy PR Kumar 1994 Efficient scheduling policies to reduce mean and variation of cycle time in semiconductor manufacturing plant IEEE Trans Semicond Manuf 7 3 374 388 10.1109/66.311341 doi:10.1109/66.311341
17. C Qi AI Sivakumar SB Gershwin 2008 Impact of production control and system factors in semiconductor wafer fabrication IEEE Trans Semicond Manuf 21 3 376 389 10.1109/TSM.2008.2001214 doi:10.1109/TSM.2008.2001214
18. O Rose 2002 Some issues of the critical ratio dispatch rule in semiconductor manufacturing Winter Simul Conf Proc 2 1401 1405
19. Uzsoy R, Church LK, Ovacik IM (1992) Dispatching rules for semiconductor testing operations-a computational study. Proceedings of IEEE/CHMT International Electronics Manufacturing Technology Symposium
20. LM Wein 1998 Scheduling semiconductor wafer fabrication IEEE Trans Semicond Manuf 1 115 130 10.1109/66.4384 1615080 doi:10.1109/66.4384
21. HJ Yoon W Shen 2008 A multiagent-based decision-making system for semiconductor wafer fabrication with hard temporal constraints IEEE Trans Semicond Manuf 21 1 83 91 10.1109/TSM.2007.914388 doi:10.1109/TSM.2007.914388 (Pubitemid 351229821)
22. Zhang H, Jiang Z, Guo C (2009) Simulation-based optimization of dispatching rules for semiconductor wafer fabrication system scheduling by the response surface methodology. Int J Adv Manuf Technol. doi: 10.2007/s00170-008- 1462-0