A high-performance hardwired CABAC decoder for ultra-high resolution video

IEEE Transactions on Consumer Electronics

Volumn 55, Issue 3, 2009, Pages 1614-1622

  Chen, Jian Wen ^a   Lin, Youn Long ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

CABAC; H.264 AVC; Ultra high resolution video; Video decoder

Indexed keywords

BINARY ARITHMETIC CODING; CABAC; CLOCK CYCLES; CONTEXT-BASED; CRITICAL PATH DELAYS; ENTROPY CODERS; H.264/AVC; HIGH COMPRESSION RATIO; HIGH-THROUGHPUT; INDEX CALCULATION; MACRO BLOCK; PARALLEL PROCESSING; SYNTAX ELEMENTS; ULTRA-HIGH RESOLUTION VIDEO; ULTRAHIGH RESOLUTION; VIDEO DECODER; VIDEO DECODERS;

ACOUSTIC EMISSIONS; BINS; COMPRESSION RATIO (MACHINERY); COMPUTATIONAL COMPLEXITY; MOTION PICTURE EXPERTS GROUP STANDARDS;

DECODING;

EID: 70350295837     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2009.5278034     Document Type: Article

References (22)

1. Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264/ISO/IEC 14496-10 AVC).
2. ISO/IEC JTC1, "Coding of audio-visual objects-Part 2: Visual," ISO/IEC 14496-2 (MPEG-4 Visual version 1), April 1999; Amendment1 (version 2), February 2000; Amendment 4 (streaming profile), January 2001.
3. D. Marpe, H. Schwarz, and T. Wiegand, "Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard," IEEE Transactions on Circuits and Systems for Video Technology, July 2003, pp. 620-636.
4. M. Mark, D. Marpe, and T. Wiegand, "A context modeling algorithm and its application in video compression," IEEE International Conference on Image Processing, September 2003, pp. III-845-8.
5. T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, "Overview of the H.264/AVC video coding standard," IEEE Transactions on Circuits and Systems for Video Technology, July 2003, pp. 560-576.
6. R. R. Osorio and J. D. Bruguera, "Arithmetic coding architecture for H.264/AVC CABAC compression system," IEEE Transactions on Circuits and Systems for Video Technology, November 2006, pp. 1376-1384.
7. R. Prakasam, A. G. MacInnis, O. Tao, and X. Xie, "Context adaptive binary arithmetic decoding engine," U.S. Patent 20 040 240 559 (USPTO Class 375), 2004.
8. J. W. Chen, C. R. Chang, and Y. L. Lin, "A hardware accelerator for context-based adaptive binary arithmetic decoding in H.264/AVC," IEEE International Symposium on Circuits and Systems, May 2005, pp. 4525-4528.
9. V. H. S. Ha, W. S. Shim, and J. W. Kim, "Real-time MPEG-4 AVC/H.264 CABAC entropy coder," IEEE International Conference on Consumer Electronics, January 2005, pp. 255-256.
10. H. Eeckhaut, M. Christiaens, D. Stroobandt, and V. Nollet, "Optimizing the critical loop in the H.264/AVC CABAC decoder," IEEE International Conference on Field Programmable Technology, December 2006, pp. 113-118.
11. Y. C. Yang, C. C. Lin, H. C. Chang, C. L Su, and J. I. Guo, "A high throughput VLSI architecture design for H.264 context-based adaptive binary arithmetic decoding with look ahead parsing," IEEE International Conference on Multimedia and Expo, July 2006, pp. 357-360.
12. Y. Yi, and I. C. Park, "High-Speed H.264/AVC CABAC decoding," IEEE Transactions on Circuits and Systems for Video Technology, April 2007, pp. 490-494.
13. W. Yu, and Y. He, "A high performance CABAC decoding architecture," IEEE Transactions on Consumer Electronics, November 2005, pp. 1352-1359.
14. Z. Peng, G. Wen, X. Don, and D. Wu, "High-Performance CABAC engine for H.264/AVC high definition real-time decoding," IEEE International Conference on Consumer Electronics, January 2007, pp. 1-2.
15. C. H. Kim, and I. C. Park, "High speed decoding of context-based adaptive binary arithmetic codes using most probable symbol prediction," IEEE International Symposium on Circuits and Systems May 2006, pp. 1707-1710.
16. B. Li, D. Zhang, J. Frang, L. Wang, and M. Zhang, "A high-performance VLSI architecture for CABAC decoding in H.264/AVC," IEEE International Conference on ASICON, October 2007, pp. 790-793.
17. L. H. Wang, Z. Zhu, K. Luo, B. Li, and M. Zhang, "System-on-chip design for a statistical decoder," IEEE International Conference on ASICON October 2007, pp. 966-969.
18. Y. Zheng, S. Zheng, Z. Huang, and Z. Zhao, "A time and storage optimized hardware design for context-based adaptive binary arithmetic aecoding in H.264/AVC," IEEE International Conference on Multimedia and Expo, July 2007, pp. 1567-1570.
19. W. Son and I. C Park, "Prediction-based real-time CABAC decoder for high definition H.264/AVC," IEEE International Symposium on Circuits and Systems, May 2008, pp. 33-36.
20. R. R. Osorio, and J. D. Bruguera, "An FPGA architecture for CABAC decoding in manycore systems," IEEE International Symposium on Application-Specific Systems, Architectures and Processors, July 2008, pp. 293-298.
21. B. Shi, W. Zheng, H. S. Lee, D. X. Li, and M. Zhang "Pipelined architecture design of H.264/AVC CABAC real-time decoding," IEEE International Symposium on Circuits and Systems for Communications, May 2008, pp. 492-496.
22. J. W. Chen and Y. L. Lin, "A high-performance hardwired CABAC decoder," IEEE International Conference on Acoustics, Speech and Signal Processing, April 2007, pp. II-37-II-40.