A power-efficient migration mechanism for D-NUCA caches

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 598-601

  Bardine, A ^a   Comparetti, M ^a   Foglia, P ^a   Gabrielli, G ^a   Prete, C A ^a  

^a UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; ENERGY UTILIZATION;

DATA ACCESS; DYNAMIC ENERGY CONSUMPTION; L2 CACHE; LINE SEARCHES; MIGRATION MECHANISMS; POWER EFFICIENT; TECHNOLOGY SCALING; WIRE DELAYS;

DYNAMICS;

EID: 70350053133     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090736     Document Type: Conference Paper

References (8)

1. V. Agarwal et al. Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures. Proc. 27th Int. Symp. on Comp. Arch., pp. 248-259, Vancouver, Canada, June 2000
2. C. Kim et al. An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches. Proc. 10th Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 211-222, San José, CA, October 2002.
3. Z.Chisthi et al. Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures. Proc. 36th Int. Symposium on Microarchitecture, pp 55-66, San Diego, CA, December 2003
4. A. Bardine et al. Analysis of Static and Dynamic Energy Consumption in NUCA Caches: Initial Results. Proc. of the 2007 MEDEA Workshop, pp 105-112, Brasov, Romania, September 2007
5. A. Bardine et al. Leveraging Data Promotion for Low Power DNUCA Caches. Proc. of. the 11th EUROMICRO Conference on Digital System Design, pp. 307-316, Parma, Italy, September 2008
6. R. Desikan et al. Sim-alpha: a validated execution driven alpha 21264 simulator Tech Report TR-01-23 Dept. of Computer Sciences, Univ. Texas at Austin, 2001
7. D.Tarjan et al. Cacti 4.0 Tech Report HPL-2006-86, 2006, Hp Labs
8. Huh et al. A NUCA Substrate for flexible CMP Cache Sharing. Proc. 19th Int. Conf. on Supercomputing, Cambridge, MA, June 2005