BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 266-275

  Lan, Ying Cherng ^a   Lo, Shih Hsin ^a   Lin, Yueh Chi ^a   Hu, Yu Hen ^b   Chen, Sao Jie ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b University of Wisconsin Madison   (United States)

Author keywords

Bidirectional channel; NoC

Indexed keywords

BAND-WIDTH UTILIZATION; BI-DIRECTIONAL CHANNELS; BIDIRECTIONAL CHANNEL; COMMUNICATION CHANNEL; CONSUMPTION RATES; CYCLE-ACCURATE SIMULATION; HARDWARE OVERHEADS; HARDWARE RESOURCES; MESH GRIDS; NOC; NOC ARCHITECTURES; ON CHIP COMMUNICATION; ON CHIPS; PACKET DELIVERY; REAL-WORLD; ROUTER ARCHITECTURE; SELF-CONFIGURING; SELF-RECONFIGURABLE; TRAFFIC PATTERN; UNIDIRECTIONAL CHANNEL;

BIOLOGICAL MATERIALS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER ARCHITECTURE; COMPUTER SIMULATION; ELECTRIC NETWORK TOPOLOGY; MICROPROCESSOR CHIPS; NETWORK ARCHITECTURE;

ROUTERS;

EID: 70349846686     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071476     Document Type: Conference Paper

References (14)

1. A. Jantsch and H. Tenhunen (Eds.), Networks on Chip, Kluwer Academic Publishers, 2003.
2. S. Kumar, et al., "A Network on Chip Architecture and Design Methodology," in Proceedings of ISVLSI, pp. 105-112, Apr. 2002.
3. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," in Proceedings of DAC, pages 684-689, 2001.
4. L. Benini and G. De Micheli, "Networks on Chips: a New SoC paradigm," IEEE Computer, 35(1):70-78, Jan 2002.
5. D. Bertozzi, et al., "NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-chip," IEEE Transactions on Parallel and Distributed Systems, vol. 16, no. 2, pp. 113-129, Feb. 2005.
6. T. Bjerregaard and S. Mahadevan, "A Survey of Research and Practices of Network-on-Chip," ACM Computer Survey, vol. 38, no. 1, pp. 1-51, Mar. 2006.
7. U. Orgas, J. Hu, and R. Marculescu, "Key Research Problems in NoC Design: A Holistic Perspective," in Proceedings of CODES+ISSS, pages 69-74, Sept 2005.
8. R. Marculescu, et al., "Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives," IEEE Transactions on CAD, vol. 28, no. 1, pp. 3-21, Jan. 2009.
9. H. G. Lee, et al., "On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point-to-Point, Bus and Network-on-Chip Approaches," ACM Transactions on DAES, vol. 12, no. 3, pp. 1-20, Aug. 2007.
10. J. Lillis and C. Cheng, "Timing Optimization for Multisource Nets: Characterization and Optimal Repeater Insertion," IEEE Transactions on CAD, vol. 18, no. 3, pp. 322-331, Mar. 1999.
11. A. Nalamalpu, S. Srinivasan, and W. P. Burleson, "Boosters for Driving Long Onchip Interconnects - Design Issues, Interconnect Synthesis, and Comparison with Repeaters," IEEE Transactions on CAD, vol. 21, no. 1, pp. 50-62, Jan. 2002.
12. S. Bobba and I. N. Hajj, "High-Performance Bidirectional Repeaters," in Proceedings of GLVLSI, pp. 53-58, 2000.
13. D.C. Gazis, Traffic Science, John Wiley & Sons, 1974.
14. R. Dick, "Embedded System Synthesis Benchmark Suites (E3S)," http://zivang.eecs.umich.edu/~dickrp/e3s/, accessed Jan. 2009.