A mixed timing system-level embedded software modelling and simulation approach

Proceedings - 2009 International Conference on Embedded Software and Systems, ICESS 2009

Volumn , Issue , 2009, Pages 193-200

  Yu, Ke ^a   Audsley, Neil C ^a  

^a UNIVERSITY OF YORK   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ANNOTATION METHODS; DESIGN SPACE EXPLORATION; FLEXIBLE SIMULATION; INTERRUPT HANDLING; MEASURED RESULTS; MODELLING AND SIMULATIONS; REAL-TIME EMBEDDED SYSTEMS; RUNTIMES; SIMULATION PERFORMANCE; SIMULATION SPEED; SIMULATION STAGES; SYSTEM-LEVEL SOFTWARE; TIMING INFORMATION; TIMING SYSTEMS;

COMMERCE; EMBEDDED SYSTEMS; SPACE RESEARCH; TIME MEASUREMENT;

EMBEDDED SOFTWARE;

EID: 70349683005     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICESS.2009.9     Document Type: Conference Paper

References (19)

1. A. A. Jerraya, S. Yoo, D. Verkest, and N. Wehn, Embedded Software for SoC: Kluwer Academic Publishers, 2004.
2. OSCI, "SystemC." http://www.systemc.org/.
3. D. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao, SpecC: Specification Language and Methodology, 1st ed: Kluwer Academic Pub, 2000.
4. J. Madsen and M. Gonzalez, "Abstract RTOS Modelling in SystemC," in NORCHIP Conference, 2002.
5. P. Hastono, S. Klaus, and S. A. Huss, "Real-Time Operating System Services for Realistic SystemC Simulation Models of Embedded Systems," presented at The International Forum on Specification & Design Languages (FDL'04) Lille, France, 2004.
6. F. Hessel, V. M. d. Rosa, I. M. Reis, R. Planner, C. A. M. Marcon, and A. A. Susin, "Abstract RTOS Modeling for Embedded Systems," in Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping (RSP'04): IEEE Computer Society, 2004.
7. A. Gerstlauer, H. Yu, and D. D. Gajski, "RTOS Modeling for System Level Design," in Proceedings of the conference on Design, Automation and Test in Europe - Volume 1: IEEE Computer Society, 2003.
8. I. Bacivarov, S. Yoo, and A. A. Jerraya, "Timed HW-SW cosimulation using native execution of OS and application SW," presented at High-Level Design Validation and Test Workshop, 2002. Seventh IEEE International, 2002.
9. Z. He, A. Mok, and C. Peng, "Timed RTOS Modeling for Embedded System Design," in Proceedings of the 11th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS'05), 2005, pp. 448.
10. I. Bacivarov, A. Bouchhima, S. Yoo, and A. A. Jerraya, "ChronoSym: a new approach for fast and accurate SoC cosimulation," International Journal of Embedded Systems vol. 1, pp. 103-111 2005.
11. F. Ghenassia, Transaction Level Modeling with SystemC: TLM Concepts and Application for Embedded Systems: Springer, 2005.
12. J. Madsen, K. Virk, and M. J. Gonzalez, "A SystemC-based Abstract Real-Time Operating System for Multiprocessor Systems-on-Chips," in Multiprocessor Systems-on-Chips, The Morgan Kaufmann Series in Systems on Silicon, A. A. Jerraya and W. Wolf, Eds. San Francisco, CA: Morgan Kaufmann, 2005, pp. 284-311.
13. H. Yu, A. Gerstlauer, and D. Gajski, "RTOS Scheduling in Transaction Level Models," in Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis. Newport Beach, CA, USA: ACM Press, 2003.
14. G. Schirner and R. Domer, "Introducing Preemptive Scheduling in Abstract RTOS Models using Result Oriented Modeling," Design, Automation and Test in Europe, 2008. DATE'08, pp. 122-127, 2008.
15. H. Posadas, J. A. Adamez, E. Villar, F. Blasco, and F. Escuder, "RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model," Design Automation for Embedded Systems, vol. 10, pp. 209-227, 2005.
16. H. Posadas, E. Villar, F. Blasco, R. D. Ds, P. Tecnológico, and S. Paterna, "Real-Time Operating System modeling in SystemC for HW/SW co-simulation," presented at Proceedings of Conference on Design of Circuits and Integrated Systems, IST, Lisbon, 2005.
17. J. Jung, S. Yoo, and K. Choi, "Fast cycle-approximate MPSoC simulation based on synchronization time-point prediction," Design Automation for Embedded Systems, vol. 11, pp. 223-247, 2007.
18. L. Cai and D. Gajski, "Transaction level modeling: an overview," in Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis. Newport Beach, CA, USA: ACM Press, 2003.
19. A. N. Sloss, D. Symes, and C. Wright, ARM System Developer's Guide: Designing and Optimizing System Software: Morgan Kaufmann, 2004.