A fast ternary CAM design for IP networking applications

Proceedings - International Conference on Computer Communications and Networks, ICCCN

Volumn 2003-January, Issue , 2003, Pages 434-439

  Gamache, Bruce ^a   Pfeffer, Zachary ^a   Khatri, Sunil P ^a  

^a UCB 450   (United States)

Author keywords

CADCAM; Circuit synthesis; Computer aided manufacturing; Delay; IP networks; Quality of service; Routing; Spine; Throughput; Very large scale integration

Indexed keywords

AMPLIFIERS (ELECTRONIC); CAMS; COMPUTER AIDED MANUFACTURING; COMPUTER NETWORKS; DESIGN; ELECTRIC NETWORK ANALYSIS; INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUIT MANUFACTURE; LOGIC GATES; NETWORK ROUTING; PACKET NETWORKS; QUALITY OF SERVICE; RECONFIGURABLE HARDWARE; THROUGHPUT; VLSI CIRCUITS;

CADCAM; CIRCUIT SYNTHESIS; DELAY; IP NETWORKS; ROUTING; SPINE;

TERNARY CONTENT ADRESSABLE MEMORY;

EID: 70349600295     PISSN: 10952055     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCCN.2003.1284205     Document Type: Conference Paper

References (15)

1. V. Fuller et al., "Classless Inter-Domain Routing (CIDR): an address assignment and aggregation strategy," RFC 1519, 1993.
2. A. J. McAuley and P. Francis, "Fast Routing Table Lookup Using CAMs," Proc.IEEE INFOCOM, pp. 1382-1391, March-April 1993.
3. T. B. Pei and C. Zukowski, "VLSI Implementation of Routing Tables: Tries and CAMs," Proc. IEEE INFOCOM, vol. 2, pp. 515-524, 1991.
4. J.Wade and C. Sodini, "A ternary content addressable search engine," IEEE Journal of Solid-State Circuits, vol. 24, pp. 1003-1013, Aug 1989.
5. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits. Prentice Hall, 2nd ed., 2003.
6. D. Shah and P. Gupta, "Fast Updating Algorithms for TCAMs," IEEE Micro, vol. 21, pp. 36- 47, Jan/Feb 2001.
7. J. Wakerly, Digital Design Principles and Practices. Prentice Hall, 1990.
8. M. Kobayashi, T. Murase, and A. Kuriyama, "A Longest Prefix Match Search Engine for Multi-Gigabit IP Processing," in Proc. IEEE Intnl Conference on Communications, vol. 3, pp. 1360-1364, 2000.
9. M. Ciletti, Advanced digital design with the Verilog HDL. Prentice-Hall, 2002.
10. "SiberCore Technologies, Ultra-18M Product Family." http://www.sibercore.com/products siberCAM.htm.
11. "BSIM3 Homepage." http://www-device.eecs.berkeley.edu/?bsim3/intro.html.
12. G. T. Hamachi, R. N. Mayo, and J. K. Ousterhout, "Magic: A VLSI Layout system," in 21st Design Automation Conference Proceedings, 1984.
13. "Physical Design Modelling and Verification Project (SPACE Project)." http://cas.et.tudelft.nl/research/space/html.
14. Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA, AffirmaTM Spectre- Circuit Simulator User Guide, June 2000.
15. S. Technologies, "9 MBit 100 MHz ternary CAM delivers wire speed packet forwarding and classification at OC-48, OC-192 and OC-768 speeds," Oct 2001.