Understanding the cost of thread migration for multi-threaded java applications running on a multicore platform

ISPASS 2009 - International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2009, Pages 123-132

  Teng, Qiming ^a   Sweeney, Peter F ^b   Duesterwald, Evelyn ^b  

^a IBM CHINA RESEARCH LAB   (China)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDITIONAL COSTS; CACHE SHARING; CONTROLLED ENVIRONMENT; HARDWARE CHARACTERISTICS; JAVA APPLICATIONS; MULTI CORE; MULTI-CORE SYSTEMS; MULTITHREADED; NEW SOURCES; NONUNIFORM; OPERATING ENVIRONMENT; PERFORMANCE ANALYSIS; PERFORMANCE CHARACTERIZATION; THREAD MIGRATION; WORKING SET;

COMPUTER SOFTWARE; DISTRIBUTED COMPUTER SYSTEMS; JAVA PROGRAMMING LANGUAGE;

COST BENEFIT ANALYSIS;

EID: 70349170781     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2009.4919644     Document Type: Conference Paper

References (10)

1. Theofanis Constantinou, Yiannakis Sazeides, Pierre Michaud, Damien Fetis, and Andre Seznec. Performance implications of single thread migration on a chip multi-core. ACM SIGARCH Computer Architecture News, 33(4):80-91, 2005.
2. Blackburn et. al. The dacapo benchmarks: java benchmarking development and analysis. In Proceedings of the Conference on Object Oriented Programming Systems Languages and Applications (OOPSLA'06), October 2006.
3. Alexandra Fedorova, Margo Seltzer, Christopher Small, and Daniel Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In Proceedings of the 2005 USENIX Annual Technical Conference, pages 26-29, Anaheim, CA, 2005.
4. Pierfrancesco Foglia, Roberto Giorgi, and Cosimo Antonio Prete. Process migration effects on memory performance of multiprocessor web-servers. In Proceedings of High Performance Computing - HiPC'99, LNCS Vol. 1745/2004, pages 133-142. Springer, 1999.
5. Hai Jiang and Vipin Chaudhary. Migthread: Thread migration in dsm systems. In Proceedings of the 2002 International Conference on Parallel Processing Workshops(ICPPW'02), pages 581-588. IEEE, 2002.
6. Vahid Kazempour, Alezndra Fedorova, and Pouya Alagheband. Performance implications of cache affinity on multicore processors. In Euro-Par 2008: Proceedings of the 14th International Conference on Parallel and Distributed Computing, Las Palmas de Gran Canario, Canary Island, Spain, Aug 2008. IEEE Computer Society.
7. Tong Li, Dan Baumberger, David A Koufaty, and Scott Hahn. Efficient operating system scheduling for performanceasymmetric multi-core architectures. In Proceedings of the 2007 ACM/IEEE Conference on Supercomputing, page 53, Reno, NV, 2007. ACM Press.
8. Fang Liu, Fei Guo, Yan Solihin, Seongbeom Kim, and Abdulaziz Eker. Characterizing and modeling the behavior of context switch misses. In PACT'08: Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, Toronto, Ontario, Canada, 2008. IEEE Computer Society.
9. Pierre Michaud, Andre Seznec, Damien Fetis, Yiannakis Sazeides, and Theofanis Constantinou. A study of thread migration in temperature-constrained multicores. ACM Transactions on Architecture and Code Optimization, 4(2):1-28, 2007.
10. Josep Torrellas, Andrew Tucker, and Annop Gupta. Evaluating the performance of cache-affinity scheduling in sharedmemory multiprocessors. Journal of Parallel and Distributed Computing, 24(2):139-151, 1995.