Pulse-type hardware neural network with two time windows in STDP

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5507 LNCS, Issue PART 2, 2009, Pages 877-884

  Saeki, Katsutoshi ^a   Shimizu, Ryo ^a   Sekine, Yoshifumi ^a  

^a NIHON UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATORS; CONTROL CIRCUITS; HARDWARE NEURAL NETWORKS; INHIBITORY INTERNEURONS; SIMPLE CIRCUITS; SYNAPTIC PLASTICITY; SYNAPTIC WEIGHT; TIME INTERVAL; TIME WINDOWS;

CIRCUIT SIMULATION; DATA PROCESSING; REINFORCEMENT; SPICE; VEHICLE ROUTING; WEIGHT CONTROL;

WINDOWS;

EID: 70349109187     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-03040-6_107     Document Type: Conference Paper

References (13)

1. Mead, C.: Analog VLSI and Neural Systems. Addison-Wesley Pub. Co., Reading (1989)
2. Bi, G.-q., Poo, M.-m.: Synaptic modifications in cultured hippocampal neurons, Dependent on spike timing, synaptic strength, and postsynaptic Cell Type. J. Neurosci. 18, 10464-10472 (1998)
3. Roberts, P.D., Bell, C.C.: Spike Timingdependent synaptic plasticity in biological systems. Bio. Cybern. 87, 392-403 (2002)
4. Sakai, Y., Yoshizawa, S.: Mechanisms of synaptic competition and regulation in STDP rules. IEICE Technical Report, NC2003-21, pp. 1-6 (2003)
5. Tsukada, M., Aihara, T., Kobayashi, Y., Shimazaki, H.: Spatial analysis of spike-timing-dependent LTP and LTD in the CA1 area of hippocampal slices using optional imaging. Hippocampus 15, 104-109 (2005)
6. Samura, T., hattori, M., Ishizaki, S.: Autoassociative and heteroassociative hippocampal CA3 model based on location dependencies derived from anatomical and physiological findings. International Congress Series, vol.1301, pp. 140-143. Elsevier, Amsterdam (2007)
7. Pfister, J.P.: Why are Triplets of Spike are Necessary in Models of STDP? In: Workshop on Plasticity at CNS (2006)
8. Bofill-I-Petit, A., Murray, A.F.: Synchrony detection and amplification by silicon neurons with STDP synapses. IEEE Trans. Neural Networks 15(5), 1296-1304 (2004)
9. Schemmel, J., Bruderle, D., Meier, K., Ostendorf, B.: Modeling Synaptic Plasticity within Networks of Highly Accelerated IF Neurons. In: IEEE International Symposium on circuits and Systems, pp. 3367-3370 (2007)
10. Saeki, K., Sekine, Y., Aihara, K.: A Study on a Pulse-type Hardware Neuron Model using CMOS. In: Proc. International Symposium on Nonlinear Theory and Its Applications, vol.2, pp. 855-858 (1999)
11. Sekine, Y., Sumiyama, M., Saeki, K., Aihara, K.: A ?-Type Neuron Model using Enhancement-Mode MOSFETs. IEICE Trans (C) J84-C(10), 988-994 (2001)
12. Saeki, K., Hayashi, Y., Sekine, Y.: Extraction of Phase Information Buried in Fluctuation of a Pulse-type Hardware Neuron Model Using STDP. In: IEEE International Joint Conference on Neural Networks, pp. 2814-2819 (2006)
13. Saeki, K., Hayashi, Y., Sekine, Y.: Noise Tolerance of a Pulse-type Hardware Neural Network with STDP Synapses -Thermal Noise and Extraction of Phase Difference Information. In: Proc. IEEJ International Analog VLSI Workshop, pp. 88-93 (2007)