A low power, scalable, DAC architecture for liquid crystal display drivers

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 9, 2009, Pages 2402-2410

  Knausz, Imre ^a   Bowman, Robert J ^b  

^a Synaptics Inc   (United States)

^b Rochester Institute of Technology   (United States)

Author keywords

DAC; Digital to analog converters; Display drivers; Liquid crystal displays; Low power

Indexed keywords

AREA EFFICIENT; AREAL DENSITIES; BIT RESOLUTION; CELLULAR TELEPHONES; CMOS TECHNOLOGY; CONVERSION RATES; DAC; DIE AREA; DIGITAL-ANALOG CONVERSION; DIGITAL-TO-ANALOG CONVERTERS; DISPLAY APPLICATION; DISPLAY DRIVER; DISPLAY DRIVERS; ELECTRONIC DRIVERS; HIGH DEMAND; LIQUID CRYSTAL DISPLAY DRIVERS; LOW POWER; PORTABLE ELECTRONICS; POWER DISSIPATION; RESOLUTION DISPLAYS;

AUTOMOBILE DRIVERS; CELLULAR TELEPHONE SYSTEMS; CMOS INTEGRATED CIRCUITS; ELECTRONICS INDUSTRY; HYBRID COMPUTERS; LIQUID CRYSTAL DISPLAYS; LIQUID CRYSTALS; PERSONAL DIGITAL ASSISTANTS; TELEPHONE;

DIGITAL INTEGRATED CIRCUITS;

EID: 70249121132     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2025341     Document Type: Article

References (16)

1. M. Bell, "An LCD column driver using a switch capacitor DAC," IEEE J. Solid-State Circuits, vol. SC-40, no. 12, pp. 2756-2765, Dec. 2005.
2. K. Sone et al., "A 10-b 100-Msample/s pipelined subranging BiCMOS ADC," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1180-1186, Dec. 1993.
3. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
4. A. Abrial et al., "A 27-MHz digital-to-analog video processor," IEEE J. Solid-State Circuits, vol. SSC-23, pp. 1358-1369, Dec. 1988.
5. Sedra and Smith, Microelectronic Circuits. Oxford, U.K.: Oxford Univ. Press, 2004.
6. R. Kline, B. J. Hosticka, and H. J. Pfeiderer, "A very-high-slew-rate CMOS operational amplifier," IEEE J. Solid-State Circuits, vol. 24, no. 3, pp. 744-746, Jun. 1989.
7. S. Baswa, A. J. Lopez-Martin, R. G. Carvajal, and J. Ramirez-Angulo, "Low-voltage micropower super class AB CMOS OTA," Electron Lett., vol. 40, pp. 216-217, Feb. 2004.
8. C. Lu and K. Hsu, "A high-speed low-power rail-to-rail column driver for AMLCD application," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1313-1320, Aug. 2004.
9. K. Nagaraj, "CMOS amplifiers incorporating a novel slew rate enhancement technique," in Proc. IEEE Custom Integrated Circuits Conf., 1990, pp. 11.6.1-11.6.5.
10. D. Monticelli, "A quad CMOS single-supply op amp with rail-to-rail output swing," IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 1026-1034, Dec. 1986.
11. Analog Devices. [Online]. Available: http://www.analog.com/en/dig-ital- to-analog-converters/da-converters/AD5611/products/product.html
12. G. Cauwenberghs, "A micropower CMOS algorithmic A/D/A converter," IEEE Trans. Circuits Syst., vol. 42, no. 11, pp. 913-919, Nov. 1995.
13. A. Heubi et al, "Micro power "relative precision" 13 bits cyclic RSD A/D converter," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 1996, pp. 253-257.
14. F. Wang et al., "A quasi-passive CMOS pipeline D/A converter," IEEE J. Solid-State Circuits, vol. 24, no. 6, pp. 1752-1755, Dec. 1989.
15. M. Moussavi et al, "A differential bipolar quasi-passive cyclic digital-to-analog converter with 4.416 MSps conversion rate and 77 dB THD," in Proc. IEEE Custom Integrated Circuits Conf., 2001, pp. 161-164.
16. S. Mortezapour et al, "Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1350-1359, Oct. 1999