A multi-objective hybrid genetic algorithm for energy saving task scheduling in CMP system

Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics

Volumn , Issue , 2008, Pages 197-201

  Miao, Lei ^a   Qi, Yong ^a   Hou, Di ^a   Dai, Yue Hua ^a   Shi, Yi ^a  

^a XI'AN JIAOTONG UNIVERSITY   (China)

Author keywords

Chip multi processor (CMP); Energy saving task scheduling; Genetic algorithm

Indexed keywords

CHIP MULTI-PROCESSOR (CMP); CHIP-MULTIPROCESSOR; CODING SCHEME; CROSSOVER AND MUTATION; ENERGY CONSUMPTION; ENERGY SAVING; ENERGY SAVING METHODS; ENERGY SAVING TASK SCHEDULING; EXECUTION TIME; HYBRID GENETIC ALGORITHMS; MULTI OBJECTIVE; MULTI-OBJECTIVE GENETIC ALGORITHM; PERFORMANCE ISSUES; POWER CONSUMPTION; SIMULATED ANNEALING ALGORITHMS; SIMULATION RESULT; SYSTEM ENERGY; TASK-SCHEDULING;

CONTROL THEORY; CYBERNETICS; ELECTRIC LOAD FORECASTING; ENERGY CONSERVATION; GENETIC ALGORITHMS; MATHEMATICAL OPERATORS; MULTIOBJECTIVE OPTIMIZATION; MULTIPROCESSING SYSTEMS; MULTITASKING; NANOTECHNOLOGY; SIMULATED ANNEALING;

SCHEDULING ALGORITHMS;

EID: 69949157373     PISSN: 1062922X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSMC.2008.4811274     Document Type: Conference Paper

References (11)

1. T. D. Burd, T. A. Perimg, A. J. Stratakos, and R. W. Brodersen, "A Dynamic Voltage Scaled Microprocessor System", IEEE Journal of solid-state Circuits, pp. 1571-1580, November 2000.
2. L. Benini, A. Bogliolo, and G. De Micheli., "A Survey of Dynamic Power Management Techniques", IEEE Trans. VLSI Systems, pp. 299-316, February 2000.
3. Rae A. and Parameswaran S., "Voltage reduction of application-specific heterogeneous multiprocessor systems for power minimisation", IEEE Proceedings of the ASP-DAC 2000. Asia and South Pacific, pp. 147-152, 2000.
4. Yuan Cai, Reddy, S.M., Pomeranz, I., Al-Hashimi, B.M. Battery-aware dynamic voltage scaling in multiprocessor embedded system Circuits and Systems, IEEE Proceedings of ISCAS 2005, pp. 616-619, May 2005.
5. Peng Yang, Chun Wong, Energy-Aware Runtime Scheduling for Embedded Multiprocessor SOCs. IEEE Design & Test of Computers, pp. 46-58, 2001.
6. E Hou, N Ansari, and H Ren., A Genetic Algorithm for Multiprocessor Scheduling, IEEE Trans Parallel and Distributed Systems, pp. 113-120, February 1994.
7. Correa, R.C. Ferreira, A. Rebreyend, P., Scheduling Multiprocessor Tasks With Genetic Algorithms, IEEE Transactions on Parallel and Distributed Systems, Volume 10, Issue 8, pp. 825-837, August 1999.
8. Yi Wen, Zhong Jian and Gang Yang, A Genetic Algorithm for Tasks Scheduling in Parallel Multiprocessor Systems, IEEE Proceedings of Machine Learning and Cybernetics, Volume 3, pp. 1785-1790, 2003.
9. Sung-Mo Kang and Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, McGraw-Hill, 2002.
10. Ishibuchi, H. and Murata, T., "A multi-objective genetic local search algorithm and its application to flowshop scheduling", IEEE Transactions on Systems, Man and Cybernetics, Part C: Applications and Reviews, IEEE, Volume 28, Issue 3, pp. 392-403, Aug 1998.
11. Srinivas M, Patnaik L M., Adaptive Probabilities of Crossover and Mutation in Genetic Algorithms, IEEE Trans. On SMC, pp. 656-667, 1994.