메뉴 건너뛰기




Volumn 7337, Issue , 2009, Pages

High performance synthetic aperture radar image formation on commodity multicore architectures

Author keywords

Multithreading; Parallel processing; Program generation; SIMD vectorization; Synthetic aperture radar

Indexed keywords

ABSTRACTION LEVEL; ATTRACTIVE SOLUTIONS; AUTOMATIC VECTORIZATION; BUILDING BLOCKES; COMMERCIAL-OFF-THE-SHELF; COMPLEX OPTIMIZATION; COMPUTER GENERATION; DOMAIN SPECIFIC LANGUAGES; HARD REAL-TIME; HIGH PERFORMANCE CODES; LARGE DATASETS; MANY CORE; MEGA-PIXEL; MEMORY BANDWIDTHS; MEMORY HIERARCHY; MICRO ARCHITECTURES; MULTI CORE; MULTICORE ARCHITECTURES; MULTITHREADING; PARALLEL PROCESSING; PARALLELIZATIONS; PROCESSING PLATFORM; PROGRAM GENERATION; RUNTIMES; SAR IMAGES; SIMD VECTORIZATION; SOFTWARE IMPLEMENTATION; SYNTHETIC APERTURE RADAR IMAGES;

EID: 69749094679     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.818399     Document Type: Conference Paper
Times cited : (12)

References (25)
  • 6
    • 69049101756 scopus 로고    scopus 로고
    • Implementation of polar format SAR image formation on the IBM cell broadband engine
    • Rudin, J., "Implementation of polar format SAR image formation on the IBM cell broadband engine," in [High Performance Embedded Computing (HPEC)], (2007).
    • (2007) High Performance Embedded Computing (HPEC)
    • Rudin, J.1
  • 12
    • 69749088151 scopus 로고    scopus 로고
    • Synthetic aperture radar backprojection on sony playstation 3 cell broadband engine and intel quad-core xeon
    • Backues, M., Majumder, U., York, D., and Minardi, M., "Synthetic aperture radar backprojection on sony playstation 3 cell broadband engine and intel quad-core xeon," in [High Performance Embedded Computing (HPEC)], (2008).
    • (2008) High Performance Embedded Computing (HPEC)
    • Backues, M.1    Majumder, U.2    York, D.3    Minardi, M.4
  • 13
    • 0000459334 scopus 로고    scopus 로고
    • Rewriting
    • Robinson, A. and Voronkov, A., eds., ch. 9, Elsevier
    • Dershowitz, N. and Plaisted, D. A., "Rewriting," in [Handbook of Automated Reasoning], Robinson, A. and Voronkov, A., eds., 1, ch. 9, 535-610, Elsevier (2001).
    • (2001) Handbook of Automated Reasoning , vol.1 , pp. 535-610
    • Dershowitz, N.1    Plaisted, D.A.2
  • 14
    • 19344363982 scopus 로고    scopus 로고
    • Efficient utilization of SIMD extensions
    • special issue on "Program Generation, Optimization, and Adaptation"
    • Franchetti, F., Kral, S., Lorenz, J., and Ueberhuber, C., "Efficient utilization of SIMD extensions," Proceedings of the IEEE 93(2) (2005). special issue on "Program Generation, Optimization, and Adaptation".
    • (2005) Proceedings of the IEEE , vol.93 , pp. 2
    • Franchetti, F.1    Kral, S.2    Lorenz, J.3    Ueberhuber, C.4
  • 15
    • 0034826555 scopus 로고    scopus 로고
    • SPL: A language and compiler for DSP algorithms
    • Xiong, J., Johnson, J., Johnson, R., and Padua, D., "SPL: A language and compiler for DSP algorithms," in [Proc. PLDI], 298-308 (2001).
    • (2001) Proc. PLDI , pp. 298-308
    • Xiong, J.1    Johnson, J.2    Johnson, R.3    Padua, D.4
  • 22
    • 0025600627 scopus 로고
    • A methodology for designing, modifying, and implementing Fourier transform algorithms on various architectures
    • Johnson, J., Johnson, R. W., Rodriguez, D., and Tolimieri, R., "A methodology for designing, modifying, and implementing Fourier transform algorithms on various architectures," IEEE Trans. Circuits and Systems 9, 449-500 (1990).
    • (1990) IEEE Trans. Circuits and Systems , vol.9 , pp. 449-500
    • Johnson, J.1    Johnson, R.W.2    Rodriguez, D.3    Tolimieri, R.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.