Level-crossing ADC performance evaluation toward ultrasound application

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 8, 2009, Pages 1708-1719

  Kozmin, Kirill ^a   Johansson, Jonny ^a   Delsing, Jerker ^a  

^a LULEÅ UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

Irregular sampling; Level crossing analog to digital converter (ADC); Simulation

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CLOCKS; COMPARATOR CIRCUITS; COMPARATORS (OPTICAL); FREQUENCY CONVERTERS; MATLAB; RAILROAD CROSSINGS; ULTRASONICS;

ANALOG TO DIGITAL CONVERTERS; CADENCE SIMULATION; CLOCK PARAMETERS; DESIGN PROCEDURE; IRREGULAR SAMPLING; NYQUIST CRITERIA; RECONSTRUCTION PROCEDURE; SIMULATION;

SIGNAL TO NOISE RATIO;

EID: 69449103495     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.2010094     Document Type: Article

References (28)

1. E. Allier, G. Sicard, L. Fesquet, and M. Renaudin, "A new class of asynchronous A/D converters based on time quantization," in Proc. 9th Int. Symp. Asynchronous Circuits Syst., 2003, pp. 196-205.
2. N. Sayiner, H. Sorensen, and T. Viswanathan, "A level-crossing sampling scheme for A/D conversion," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 4, pp. 335-339, Apr. 1996.
3. P. Jungwirth and A. Poularikas, "Improved Sayiner level crossing ADC," in Proc. 36th Southeastern Symp. Syst. Theory, 2004, pp. 379-383.
4. K. Kozmin, J. Johansson, and J. Kostamovaara, "A low propagation delay dispersion comparator for a level-crossing AD converter," Analog Integr. Circuits Signal Process. [Online]. Available: http://www.springerlink.com/content/1003812741m01m32/ ?p=697b1c4d60fc46f887ee9ec497cc534ep=8, to be published
5. J.-P. Jansson, A. Mantyniemi, and J. Kostamovaara, "A CMOS time-to-digital converter with better than 10 ps single-shot precision," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1286-1296, Jun. 2006.
6. P. Ferreira and J. Benedetto, Eds., Modern Sampling Theory. Cambridge, MA: Birkhäuser, 2001, ch. 1.2, pp. 10-11.
7. T. Strohmer, "Efficient methods for digital signal and image reconstruction from nonuniform samples," Ph.D. dissertation, Institut für Matehematik der Universitäat Wien, Wien, Austria, 1993.
8. H. G. Feichtinger, K. Gröchenig, and T. Strohmer, "Efficient numerical methods in non-uniform sampling theory," Numer. Math. vol. 69, no. 4, pp. 423-440, Feb. 1995 [Online]. Available: citeseer.ist.psu.edu/article/feichtinger95efficient.html
9. B. Schell and Y. Tsividis, "Analysis of continuous-time digital signal processors," in Proc. IEEE ISCAS, May 2007, pp. 2232-2235.
10. E. Margolis and Y. Eldar, "Nonuniform sampling of periodic bandlimited signals," IEEE Trans. Signal Process., vol. 56, no. 7, pp. 2728-2745, Jul. 2008.
11. S. Tertinek and C. Vogel, "Reconstruction of nonuniformly sampled bandlimited signals using a differentiator-multiplier cascade," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 8, pp. 2273-2286, Sep. 2008.
12. T. Strohmer, "On the estimation of the bandwidth of nonuniformly sampled signals," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., Mar. 1999, vol. 4, pp. 2047-2050.
13. J. Lygouras, "Nonlinear ADC with digitally selectable quantizing characteristic," IEEE Trans. Nucl. Sci., vol. 35, no. 5, pp. 1088-1091, Oct. 1988.
14. S. Ham, Y. Lee, W. Jung, S. Lim, K. Yoo, Y. Chae, J. Cho, D. Lee, and G. Han, "CMOS image sensor with analog gamma correction using nonlinear single-slope ADC," in Proc. IEEE Int. Symp. Circuits Syst., May 21-24, 2006, pp. 3578-3581.
15. N. S. Jayant and P. Noll, Digital Coding of Waveforms. Englewood Cliffs, NJ: Prentice-Hall, 1984.
16. E. Delagnes, D. Breton, F. Lugiez, and R. Rahmanifard, "A low power multi-channel single ramp ADC with up to 3.2 GHz virtual clock," IEEE Trans. Nucl. Sci., vol. 54, no. 5, pp. 1735-1742, Oct. 2007.
17. T. Fusayasu, "A fast integrating ADCusing precise time-to-digital conversion," in Proc. IEEE NSS, Oct. 26-Nov. 3 2007, vol. 1, pp. 302-304.
18. R. Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, 2nd ed. Norwell, MA: Kluwer, 2003, pp. 485-498.
19. S. Henzler, S. Koeppe, D. Lorenz, W. Kamp, R. Kuenemund, and D. Schmitt-Landsiedel, "A local passive time interpolation concept for variation-tolerant high-resolution time-to-digital conversion," IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1666-1676, Jul. 2008.
20. M. Lee and A. Abidi, "A 9 b, 1.25 ps resolution coarse-fine time-todigital converter in 90 nm CMOS that amplifies a time residue," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 769-777, Apr. 2008.
21. J. Pehkonen, P. Palojärvi, and J. Kostamovaara, "Receiver channel with resonance-based timing detection for a laser range finder," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 3, pp. 569-577, Mar. 2006.
22. K. Iizuka, H. Matsui, M. Ueda, and M. Daito, "A 14-bit digitally selfcalibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 883-890, Apr. 2006.
23. A. Ali, C. Dillon, R. Sneed, A. Morgan, S. Bardsley, J. Kornblum, and L. Wu, "A 14-bit 125 MS/s IF/RF sampling pipelined ADC with 100 db SFDR and 50 fs jitter," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1846-1855, Aug. 2006.
24. O. A. Adeniran and A. Demosthenous, "An ultra-energy-efficient wide-bandwidth video pipeline ADC using optimized architectural partitioning," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 12, pp. 2485-2497, Dec. 2006.
25. S. Ryu, B. Song, and K. Bacrania, "A 10-bit 50-MS/s pipelined ADC with opamp current reuse," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 475-485, Mar. 2007.
26. S.-C. Lee, Y.-D. Jeon, J.-K. Kwon, and J. Kim, "A 10-bit 205-MS/s 1.0-mm 90-nm CMOS pipeline ADC for flat panel display applications," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2688-2695, Dec. 2007.
27. Y.-J. Cho and S.-H. Lee, "An 11b 70-MHz 1.2- mm 49-mW 0.18-μm CMOSADC with on-chip current/voltage references," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 10, pp. 1989-1995, Oct. 2005.
28. D. Draxelmayr, "A 6 b 600 MHz 10 mW ADC array in digital 90 nm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 15-19, 2004, vol. 1, pp. 264-527.