Active memory clusters: Efficient multiprocessing on commodity clusters

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2327 LNCS, Issue , 2002, Pages 78-92

  Heinrich, Mark ^a   Speight, Evan ^a   Chaudhuri, Mainak ^a  

^a Computer Systems Lab ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE COHERENCE PROTOCOLS; COMMODITY CLUSTERS; CUSTOM HARDWARES; DETAILED DESIGN; DISTRIBUTED SHARED MEMORY; MEMORY CLUSTERS; MEMORY CONTROLLER; MEMORY SYSTEMS; NETWORK CHARACTERISTICS; NETWORK TECHNOLOGIES; NEXT GENERATION NETWORK; PARALLEL APPLICATION; REMAPPING; SIMULATION RESULT; SINGLE-NODE PERFORMANCE; INDUSTRY STANDARDS;

ARCHITECTURAL DESIGN; COMPUTER SCIENCE; COMPUTER SOFTWARE; CONTROLLERS; ELECTRIC LOAD MANAGEMENT; APPLICATION PROGRAMS; HARDWARE; MEMORY ARCHITECTURE; NEXT GENERATION NETWORKS; PROGRAM PROCESSORS;

CACHE MEMORY;

EID: 68749095803     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-47847-7_9     Document Type: Conference Paper

References (24)

1. Bilas, A., Liao, C., Singh, J.P.: Using Network Interface Support to Avoid Asynchronous Protocol Processing in Shared Virtual Memory Systems. In Proceedings of the 26th International Symposium on Computer Architecture, May 1999.
2. Carter, J. B., et al.: Design of the Munin Distributed Shared Memory System. Journal of Parallel and Distributed Computing, 29(2):219-227, September 1995.
3. Carter, J. B., et al.: Impulse: Building a Smarter Memory Controller. In Proceedings of the Fifth International Symposium on High Performance Computer Architecture January 1999.
4. Gokhale, M., Holmes, B., lobst, K.: Processing in Memory: the Terasys Massively Parallel PIM Array. Computer, 28(3):23-31, April 1995.
5. Hall, M., et al.: Mapping Irregular Applications to DIVA, A PIM-based Data-Intensive Architecture. Supercomputing, Portland, OR, Nov. 1999.
6. Heinrich, M., Speight, E.: Active Memory Clusters: Efficient Multiprocessing on Next-Generation Servers. Technical Report CSL-TR-2001-1014, Computer Systems Lab, Cornell University, August, 2001.
7. InfiniBand Architecture Specification, Volume 1.0, Release 1.0. InfiniBand Trade Association, October 24, 2000.
8. Keleher, P., et al.: TreadMarks: Distributed Shared Memory on Standard Workstations and Operating Systems. In Proceedings of the Winter 1994 USENIX Conference, pages 115-132, January 1994.
9. Kang, Y., et al.: FlexRAM: Toward an Advanced Intelligent Memory System. International Conference on Computer Design, October 1999.
10. Kim, D., Chaudhuri, M., Heinrich, M.: Leveraging Cache Coherence in Active Memory Systems. Technical Report CSL-TR-2001-1018, Computer Systems Laboratory, Cornell University, November 2001.
11. Kuskin, J., et al.: The Stanford FLASH Multiprocessor. In Proceedings of the 21st International Symposium on Computer Architecture, pages 302-313, April 1994.
12. Laudon, J., Lenoski, D.: The SGI Origin: A ccNUMA Highly Scalable Server. In Proceedings of the 24th International Symposium on Computer Architecture, pages 241-251, June 1997.
13. Lenoski, D., et al: The Stanford DASH Multiprocessor. IEEE Computer, 25(3):63-79, March 1992.
14. Li, K., Hudak, P.: Memory Coherence in Shared Virtual Memory Systems. In A CM Transactions on Computer System, s, 7(4:):321-359, November 1989.
15. Manohar, R., Heinrich, M.: A Case for Asynchronous Active Memories. In ISCA 2000 Solving the Memory Wall Problem Workshop, June 2000.
16. Message Passing Interface Forum. MPI: A Message-Passing Interface Standard, Version 1.0, 1994.
17. Nowatzyk, A., et al.: The S3.mp Scalable Shared Memory Multiprocessor. In Proceedings of the 24th International Conference on Parallel Processing, 1995.
18. Oskin, M., Chong, F. T., Sherwood, T.: Active Pages: A Computation Model for Intelligent Memory. In Proceedings of the 25th International Symposium on Computer Architecture, 1998.
19. Saulsbury, A., Pong, F., Nowatzyk, A.: Missing the Memory Wall: The Case for Processor/Memory Integration. In Proceedings of the 23rd International Symposium on Computer Architecture, pages 90-101, May 1996.
20. Scales, D. J., Gharachorloo, K., Thekkath, C. A.: Shasta: A Low-Overhead Software-Only Approach for Supporting Fine-Grain Shared Memory. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 174-185, October 1996.
21. Soundararajan, R., et al.: Flexible Use of Memory for Replication/Migration in Cache-Coherent DSM Multiprocessors. In Proceedings of the 25th International Symposium on Computer Architecture, pages 342-355, June 1998.
22. Speight, E., Bennett, J. K.: Brazos: A Third Generation DSM System. In Proceedings of the First Usenix Windows NT Symposium, August 1997.
23. Torrellas, J., Yang, L., Nguyen, A.-T.: Toward a Cost-Effective DSM Organization that Exploits Processor-Memory Integration In Proceedings of the 6th International Symposium on High-Performance Computer Architecture, January 2000.
24. Woo, S. C., et al.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, June 1995.