A comprehensive analysis of indirect branch prediction

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2327 LNCS, Issue , 2002, Pages 133-145

  Santana, Oliverio J ^a   Falcón, Ayose ^a   Fernández, Enrique ^b   Medina, Pedro ^b   Ramrez A ^a   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

Author keywords

Branch prediction; Branch Target Buffer; Indirect branch; Microarchitecture; Multi Stage Cascaded Predictor

Indexed keywords

BRANCH PREDICTION; BRANCH TARGET BUFFER; INDIRECT BRANCH; MICROARCHITECTURE; MULTI-STAGE CASCADED PREDICTOR; BRANCH TARGET BUFFERS; MICRO ARCHITECTURES; MULTI STAGE;

COMPUTER SCIENCE; ARTIFICIAL INTELLIGENCE; COMPUTERS;

TARGETS; FORECASTING;

EID: 68749090878     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-47847-7_13     Document Type: Conference Paper

References (16)

1. B. Calder and D. Grunwald. Reducing indirect function call overhead in C++ programs. 21st Symp. on Principles of Programming Languages, 1994.
2. B. Calder and D. Grunwald. Fast & accurate instruction fetch and branch prediction. 21st Intl. Symp. on Computer Architecture, 1994.
3. P. Y. Chang, E. Hao and Y. Patt. Target prediction for indirect jumps. 24th Intl. Symp. on Computer Architecture, 1997.
4. K. Driesen and U. Hölzle. Accurate indirect branch prediction. 25th Intl. Symp. on Computer Architecture, 1998.
5. K. Driesen and U. Hölzle. The cascaded predictor: economical and adaptive branch target prediction. 31st Intl. Symp. on Microarchitecture, 1998.
6. K. Driesen and U. Hölzle. Multi-Stage Cascaded Prediction. 5th Intl. Euro-Par Conf., 1999
7. D. Kaeli and P. Emma. Branch history table prediction of moving target branches due to subroutine returns. 18th Intl. Symp. on Computer Architecture, 1991.
8. J. Lee and A. Smith. Branch prediction strategies and branch target buffer design. IEEE Computer Magazine, 17(1), 1984.
9. S. McFarling Combining branch predictors. Digital Equipment Corporation, WRL Technical Note TN-36, 1993.
10. P. Michaud, A. Seznec and R. Uhlig. Trading conflict and capacity aliasing in conditional branch predictors. 24th Intl. Symp. on Computer Architecture, 1997.
11. R. Nair. Dynamic path-based branch correlation. 28th Intl. Symp. on Microarchitecture, 1995.
12. C. Perleberg and A. Smith. Branch target buffer design and optimization. IEEE Transactions on Computers, 42(4), 1993.
13. O. J. Santana, A. Falcón, E. Fernández, P. Medina, A. Ramírez and M. Valero. Analysis and evaluation of the Multi-Stage Cascaded Predictor. Departamento de Arquitectura de Computadores, UPC, Technical Report DAC-UPC-2001-24, 2001.
14. J. Stark, M. Evers and Y. Patt. Variable length path branch prediction. 8th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 1998.
15. T. Y. Yeh and Y. Patt. Two level adaptive training branch prediction. 24th Intl. Symp. on Microarchitecture, 1991.
16. T. Y. Yeh and Y. Patt. A comprehensive instruction fetch mechanism for a processor supporting speculative execution. 25th Intl. Symp. on Microarchitecture, 1995