Reachability graph of finite and deterministic DEVS networks

IEEE Transactions on Automation Science and Engineering

Volumn 6, Issue 3, 2009, Pages 468-478

  Hwang, Moon Ho ^a   Zeigler, Bernard P ^a  

^a University of Arizona   (United States)

Author keywords

Discrete event system specification (DEVS); Finite vertex reachability graph; Time abstraction; Verification

Indexed keywords

DISCRETE EVENT SYSTEM SPECIFICATION; DISCRETE-EVENT SYSTEM SPECIFICATION (DEVS); FINITE-VERTEX REACHABILITY GRAPH; REACHABILITY GRAPHS; TIME ABSTRACTION; VERTEX GRAPHS;

ABSTRACTING; SPECIFICATIONS;

GRAPH THEORY;

EID: 68149150039     PISSN: 15455955     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASE.2009.2021352     Document Type: Conference Paper

References (16)

1. R. Alur, "Timed automata," in Proc. 11th Int. Conf. Computer-Aided Verification, LNCS, 1999, vol. 1633, pp. 8-22.
2. B. Berthomieu and M. Diaz, "Modeling and verification of time dependent systems using time Petri nets," IEEE Trans. Softw. Eng., vol. 17, no. 3, pp. 259-273, Mar. 1991.
3. E. M. Clarke, Jr., O. Grumberg, and D. A. Peled, Model Checking. Cambridge, MA: MIT Press, 1999.
4. D. L. Dill, "Timing assumptions and verification of finite-state concurrent systems," in Proc. Workshop on Computer Aided Verification Methods for Finite State Systems, Grenoble, France, 1989, pp. 197-212.
5. J. S. Hong, H. S. Song, T. G. Kim, and K. H. Park, "RT-DEVS executive: A seamless realtime software development framework," Discrete Event Dyn. Syst., vol. 7, pp. 355-375, 1997.
6. K. J. Hong and T. G. Kim, "Timed I/O test sequences for discrete event model verification," in Proc. 13th Int. Conf. AI, Simulation, and Planning in High Autonomy Systems, 2005, pp. 257-284.
7. M. H. Hwang, "Generating finite-state behavior of reconfigurable automation systems: DEVS approach," in Proc. 2005 IEEE-CASE, Edmonton, AB, Canada, 2005, IEEE.
8. M. H. Hwang and B. P. Zeigler, "A modular verification framework using finite & deterministic DEVS," in Proc. 2006 Spring Simulation Multi-Conference: DEVS Symp., Huntsville, AL, Apr. 2-8, 2006, pp. 57-65, SCS.
9. M. H. Hwang and B. P. Zeigler, "Expressiveness of verifiable hierarchical clock systems," Int. J. General Syst. vol. 37, no. 4, pp. 391-413, Aug. 2008. [Online]. Available: http://acims.arizon.edu/
10. M. H. Hwang, S. K. Cho, B. P. Zeigler, and F. Lin, Processing time bounds of schedule-preserving DEVS ACIM, Tech. Rep. 2007-H1. [Online]. Available: http://acims.arizon.edu/
11. R. G. Sargent, J. H. Mize, D. H. Withers, and B. P. Zeigler, "Hierarchical modeling for discrete event simulation (panel)," in Proc. 25th Winter Simulation Conf., Los Angeles, CA, 1993, ACM Press.
12. H. S. Song and T. G. Kim, "Application of real-time DEVS to analysis of safety-critical embedded control systems: Railroad crossing control example," SIMULATION, vol. 81, no. 2, pp. 119-136, Feb. 2005.
13. J. Wang, Timed Petri Nets: Theory and Application. Boston, MA: Kluwer, 1998.
14. B. P. Zeigler and S. D. Chi, "Symbolic discrete event system specification," IEEE Trans. Syst., Man, Cybern., vol. 22, no. 6, pp. 1428-1443, Nov./Dec. 1992.
15. B. P. Zeigler, H. Praehofer, and T. G. Kim, Theory of Modeling and Simulation: Integrating Discrete Event and Continuous Complex Dynamic Systems, 2nd ed. London, U.K.: Academic, 2000.
16. B. P. Zeigler, Theory of Modeling and Simulation, 1st ed. New York: Wiley, 1976.