Optimized envelope tracking operation of doherty power amplifier for high efficiency over an extended dynamic range

IEEE Transactions on Microwave Theory and Techniques

Volumn 57, Issue 6, 2009, Pages 1508-1515

  Choi, Jinsung ^a   Kang, Daehyun ^a   Kim, Dongsu ^a   Kim, Bumman ^a  

^a Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

CMOS analog integrated circuits; Dc dc power conversion; Doherty amplifier; Envelope tracking (ET); Power amplifiers (PAs); Transmitters; Wireless communication

Indexed keywords

CMOS ANALOG INTEGRATED CIRCUITS; DC-DC POWER CONVERSION; DOHERTY AMPLIFIER; ENVELOPE TRACKING (ET); WIRELESS COMMUNICATION;

ANALOG CIRCUITS; ELECTRIC POTENTIAL; ELECTRIC POWER MEASUREMENT; INTEGRATED CIRCUITS; LINEAR INTEGRATED CIRCUITS; MODULATION; POWER AMPLIFIERS; TRANSMITTERS;

CMOS INTEGRATED CIRCUITS;

EID: 67651002508     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2009.2020674     Document Type: Article

References (23)

1. S. C. Cripps, RF Power Amplifiers for Wireless Communications, 2nd ed. Norwood, MA: Artech House, 2006.
2. D. K. Su and W. J. McFarland, "An IC for linearizing RF power amplifiers using envelope elimination and restoration," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2252-2258, Dec. 1998.
3. J. Staudinger, B. Gilsdorf, D. Newman, G. Norris, G. Sadowniczak, R. Sherman, and T. Quach, "High efficiency CDMA power amplifier using dynamic envelope tracking technique," in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2000, pp. 873-976.
4. F. Wang, D. F. Kimball, J. D. Popp, A. H. Yang, D. Y. C. Lie, P. M. Asbeck, and L. E. Larson, "An improved power-added efficiency 19-dBm hybrid envelope elimination and restoration power amplifier for 802.11g WLAN applications," IEEE Trans. Microw. Theory Tech., vol. 54, no. 12, pp. 4086-4099, Dec. 2006.
5. J. N. Kitchen, I. Deligoz, S. Kiaei, and B. Bakkaloglu, "Polar SiGe class E and F amplifiers using switch-mode supply modulation," IEEE Trans. Microw. Theory Tech., vol. 55, no. 5, pp. 845-856, May 2007.
6. J. Choi, J. Yim, Y. Yang, J. Kim, J. Cha, D. Kang, D. Kim, and B. Kim, "A δσS-digitzed polar RF transmitter," IEEE Trans. Microw. Theory Tech., vol. 55, no. 12, pp. 2679-2690, Dec. 2007.
7. J. Kitchen, W. Chu, I. Deligoz, S. Kiaei, and B. Bakkaloglu, "Combined linear and δ-modulated switched-mode PA supply modulator for polar transmitters," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007, pp. 82-83.
8. T. Kwak, M. Lee, B. Choi, H. Le, and G. Cho, "A 2 W CMOS hybrid switching amplitude modulator for EDGE polar transmitter," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2007, pp. 518-519.
9. F. Wang, D. F. Kimball, D. Y. Lie, P. M. Asbeck, and L. E. Larson, "A monolithic high-efficiency 2.4-GHz 20-dBm SiGe BiCMOS envelope-tracking OFDM power amplifier," IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1271-1281, Jun. 2007.
10. W. Chu, B. Bakkaloglu, and S. Kiaei, "A 10 MHz-bandwidth 2 mV-ripple PA-supply regulator for CDMA transmitters," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2008, pp. 448-449.
11. D. Yu, Y. Kim, K. Han, J. Shin, and B. Kim, "Fully integrated Doherty power amplifiers for 5 GHz wireless LANs," in Radio Freq. Integr. Circuits Symp., Jun. 2006, pp. 177-180.
12. M. Iwamoto, A. Williams, P. F. Chen, A. G. Metzger, L. E. Larson, and P. M. Asbeck, "An extended Doherty amplifier with high efficiency over a wide power range," IEEE Trans. Microw. Theory Tech., vol. 49, no. 12, pp. 2472-2479, Dec. 2001.
13. J. Moon, J. Kim, I. Kim, J. Kim, and B. Kim, "Highly efficient 3-way saturated Doherty amplifier with digital freedback predistortion," IEEE Microw. Compon. Lett., vol. 18, no. 8, pp. 539-541, Aug. 2008.
14. P. Colantonio, F. Giannini, G. Leuzzi, and E. Limiti, "On the class-F power amplifier design," Int. J. RF Microw. Comput.-Aided Eng., vol. 9, no. 2, pp. 129-149, 1999.
15. P. Colantonio, J. A. Garcia, F. Giannini, C. Gomez, N. B. Carvalho, E. Limiti, and J. C. Pedro, "High efficiency and high linearity power amplifier design," Int. J. RF Microw. Comput.-Aided Eng., vol. 15, no. 5, pp. 453-468, 2005.
16. D. Kang, D. Yu, K. Min, K. Han, J. Choi, D. Kim, B. Jin, M. Jun, and B. Kim, "A higly efficient and linear class-AB/F power amplifier for multi-mode operation," IEEE Trans. Microw. Theory Tech., vol. 56, no. 1,pp. 77-87, Jan. 2008.
17. D. Kang, D. Yu, K. Min, J. Choi, M. Jun, D. Kim, and B. Kim, "Class-AB/F Doherty power amplifiers," in Proc. 38th Eur. Microw. Conf., Amsterdam, The Netherlands, Oct. 2008, pp. 230-233.
18. A. G. M. Strollo, D. D. Caro, and N. Petra, "A 430 MHz, 280 mW processor for the conversion of Cartesian to polar coordinates in 0.25 μm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2503-2513, Nov. 2008.
19. J. C. Pedro, J. A. Garcia, and P. M. Cabral, "Nonlinear distortion analysis of polar transmitters," IEEE Trans. Microw. Theory Tech., vol. 55, no. 12, pp. 2757-2765, Dec. 2007.
20. A. J. Lopez-Martin, S. Baswa, J. Ramirez-Angulo, and R. G. Carvajal, "Low-voltage super class AB CMOS OTA cells with very high slew rate and power efficiency," IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1068-1077, May 2005.
21. C. F. Lee and P. K. T. Mok, "A monolithic current-mode CMOS DC - DC converter with on-chip current-sensing technique," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 3-14, Jan. 2004.
22. C. Yoo, "A CMOS buffer without short-circuit power consumption," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 9, pp. 935-937, Sep. 2000.
23. S. Sakiyama, J. Kajiwara, M. Kinoshita, K. Satomi, K. Ohitani, and A. Matsuzawa, "An on-chip high-efficiency and low-noise DC/DC converter using divided switches with current control technique," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 1999, pp. 156-157.