A tale of two processors: revisiting the risc-cisc debate

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5419 LNCS, Issue , 2009, Pages 57-76

  Isen, Ciji ^a   John, Lizy K ^a   John, Eugene ^b  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b UNIVERSITY OF TEXAS AT SAN ANTONIO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CISC PROCESSORS; CODE SIZE; IBM POWER5; PENTIUM; RISC CORE; RISC PROCESSORS; TWO PROCESSORS;

ARCHITECTURE; BENCHMARKING;

PLASMA WAVES;

EID: 67650714732     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-93799-9_4     Document Type: Conference Paper

References (19)

1. Agerwala, T., Cocke, J.: High-performance reduced instruction set processors. Technical report, IBM Computer Science (1987)
2. Bekerman, M., Yoaz, A., Gabbay, F., Jourdan, S., Kalaev, M., Ronen, R.: Early load address resolution via register tracking. In: Proceedings of the 27th Annual international Symposium on Computer Architecture, pp. 306-315
3. Bhandarkar, D., Clark, D.W.: Performance from architecture: comparing a RISC and a CISC with similar hardware organization. In: Proceedings of ASPLOS 1991, pp. 310-319 (1991) (Pubitemid 21702145)
4. Bhandarkar, D.: A Tale of two Chips. ACM SIGARCH Computer Architecture News 25(1), 1-12 (1997)
5. Bhandarkar, D., Ding, J.: Performance Characterization of the Pentium® Pro Processor. In: Proceedings of the 3rd IEEE Symposium on High Performance Computer Architecture, February 01-05, 1997, pp. 288-297 (1997)
6. Chow, F., Correll, S., Himelstein, M., Killian, E., Weber, L.: How many addressing modes are enough. In: Proceedings of ASPLOS-2, pp. 117-121 (1987) (Pubitemid 18538643)
7. Cmelik, et al.: An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks. In: ASPLOS 1991, pp. 290-302 (1991) (Pubitemid 21702147)
8. Hennessy, Gelsinger Debate: Can the 386 Architecture Keep Up? John Hennessy and Pat Gelsinger Debate the Future of RISC vs. CISC: Microprocessor Report
9. Hennessy, J.: VLSI Processor Architecture. IEEE Transactions on Computers C-33(11), 1221-1246 (1984)
10. Hennessy, J.: VLSI RISC Processors. VLSI Systems Design, VI:10, pp. 22-32 (October 1985)
11. Inside Intel Core Microarchitecture: Setting New Standards for Energy-Efficient Performance, http://www.intel.com/technology/architecture- silicon/core/
12. Smith, J.E., Weiss, S.: PowerPC 601 and Alpha 21064. A Tale of Two RISCs, IEEE Computer
13. Microprocessor Report - Chart Watch - Server Processors. Data as of (October 2007) http://www.mdronline.com/mpr/cw/cw-wks.html
14. Patterson, D.A., Ditzel, D.R.: The case for the reduced instruction set computer. Computer architecture News 8(6), 25-33 (1980)
15. Patterson, D.: Reduced Instruction Set Computers. Communications of the ACM 28(1), 8-21 (1985)
16. Kanter, D.: Fall Processor Forum 2006: IBM's POWER6, http://www. realworldtech.com
17. Kanter, D.: Intel's Next Generation Microarchitecture Unveiled. Real World Technologies (March 2006), http://www.realworldtech.com
18. SPEC Benchmarks, http://www.spec.org
19. Wong, M.: C++ benchmarks in SPEC CPU 2006. SIGARCH Computer Architecture News 35(1), 77-83 (2007)