Investigating cache parameters of x86 Family processors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5419 LNCS, Issue , 2009, Pages 77-96

  Babka, Vlastimil ^a   Tůma, Petr ^a  

^a CHARLES UNIVERSITY   (Czech Republic)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE PARAMETERS; EXCELLENT PERFORMANCE; MEMORY ARCHITECTURE; PERFORMANCE ENGINEERING;

BENCHMARKING; SEMICONDUCTOR QUANTUM DOTS;

COMPUTER ARCHITECTURE;

EID: 67650706769     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-93799-9_5     Document Type: Conference Paper

References (14)

1. Intel Corporation: Intel 64 and IA-32 Architectures Software Developer Manual, Volume 3: System Programming, Order Nr. 253668-027 and 253669-254027 (July 2008)
2. AdvancedMicro Devices, Inc.: AMD64 Architecture Programmer's Manual Volume2: System Programming, Publication Number 24593, Revision 3.14. (September 2007)
3. Drepper, U.: What every programmer should know about memory (2007), http://people.redhat.com/drepper/cpumemory.pdf
4. PAPI: Performance application programming interface, http://icl.cs.utk. edu/papi
5. Pettersson, M.: Perfctr, http://user.it.uu.se/~exclmikpe/linux/perfctr/
6. Advanced Micro Devices, Inc.: AMD BIOS and Kernel Developer's Guide For AMD Family 10h Processors, Publication Number 31116, Revision 3.06 (March 2008)
7. Babka, V., Bulej, L., D?ecḱy, M., Kraft, J., Libi?c, P., Marek, L., Seceleanu, C., Tuma, P.: Resource usage modeling, Q-ImPrESS deliverable 3.3 (September 2008), http://www.q-impress.eu
8. Intel Corporation: Intel 64 and IA-32 Architectures Application Note: TLBs, Paging-Structure Caches, and Their Invalidation, Order Nr. 317080-318002 (April 2008)
9. Advanced Micro Devices, Inc.: AMD Software Optimization Guide for AMD Family 10h Processors, Publication Number 40546, Revision 3.06 (April 2008)
10. Yotov, K., Pingali, K., Stodghill, P.: Automatic measurement of memory hierarchy parameters. In: Proceedings of the 2005 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pp. 181-192. ACM, New York (2005) (Pubitemid 43275420)
11. Intel Corporation: Intel 64 and IA-32 Architectures Optimization Reference Manual, Order Nr. 248966-249016 (November 2007)
12. R: The R Project for Statistical Computing, http://www.r-project.org.
13. Kessler, R.E., Hill, M.D.: Page placement algorithms for large real-indexed caches. ACM Trans. Comput. Syst. 10(4), 338-359 (1992)
14. Yotov, K., Jackson, S., Steele, T., Pingali, K.K., Stodghill, P.: Automatic measurement of instruction cache capacity. In: Ayguad́e, E., Baumgartner, G., Ramanujam, J., Sadayappan, P. (eds.) LCPC 2005. LNCS, vol.4339, pp. 230-243. Springer, Heidelberg (2006) (Pubitemid 351702213)