Fast track: A software system for speculative program optimization

Proceedings of the 2009 CGO - 7th International Symposium on Code Generation and Optimization

Volumn , Issue , 2009, Pages 157-168

  Kelsey, Kirk ^a   Bai, Tongxin ^a   Ding, Chen ^a   Zhang, Chengliang ^b  

^a University of Rochester   (United States)

^b MICROSOFT   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONCURRENT ALGORITHMS; CPU SYSTEMS; FAST MEMORY; FAST TRACKS; INTERFACE DESIGNS; MULTIPLE PROCESSORS; PARALLEL EXECUTIONS; PROFILING TOOLS; PROGRAM OPTIMIZATION; PROGRAMMING INTERFACE; PROTOTYPE SYSTEM; RUNTIME; RUNTIME SYSTEMS; SOFTWARE SYSTEMS; SPECULATIVE OPTIMIZATION; SYSTEM IMPLEMENTATION;

COMPUTER SOFTWARE; NETWORK COMPONENTS; PROGRAM COMPILERS; SIGNAL ENCODING; TOKAMAK DEVICES;

OPTIMIZATION;

EID: 67650566028     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2009.18     Document Type: Conference Paper

References (34)

1. L. Rauchwerger and D. Padua, "The LRPD test: Speculative run-time parallelization of loops with privatization and reduction parallelization," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, La Jolla, CA, June 1995.
2. M. Gupta and R. Nim, "Techniques for run-time parallelization of loops," in Proceedings of SC'98, 1998.
3. M. H. Cintra and D. R. Llanos, "Design space exploration of a software speculative parallelization scheme," IEEE Trans- actions on Parallel and Distributed Systems, vol.16, no.6, pp. 562-576, 2005. (Pubitemid 40889860)
4. C. Ding, X. Shen, K. Kelsey, C. Tice, R. Huang, and C. Zhang, "Software behavior-oriented parallelization," in Proceedings of the ACM SIGPLAN Conference on Program- ming Language Design and Implementation, San Diego, USA, 2007.
5. C. Tian, M. Feng, V. Nagarajan, and R. Gupta, "Copy or discard execution model for speculative parallelization on multicores," in Proceedings of the ACM/IEEE International Symposium on Microarchitecture, 2008.
6. C. B. Zilles and G. S. Sohi, "Master/slave speculative parallelization." in Proceedings of the ACM/IEEE International Symposium on Microarchitecture, 2002, pp. 85-96.
7. A. Zhai, C. B. Colohan, J. G. Steffan, and T. C. Mowry, "Compiler optimization of scalar value communication between speculative threads," in Proceedings of the Interna- tional Conference on Architectual Support for Programming Languages and Operating Systems, 2002, pp. 171-183.
8. C. Quinones, C. Madriles, J. Sánchez, P. Marcuello, A. González, and D. M. Tullsen, "Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation. New York, NY, USA: ACM, 2005, pp. 269-279. (Pubitemid 43182906)
9. N. Neelakantam, R. Rajwar, S. Srinivas, U. Srinivasan, and C. B. Zilles, "Hardware atomicity for reliable software speculation," in Proceedings of the International Symposium on Computer Architecture, 2007, pp. 174-185. (Pubitemid 47582101)
10. R. Allen and K. Kennedy, Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kaufmann Publishers, October 2001.
11. C. Zhang, K. Kelsey, X. Shen, C. Ding, M. Hertz, and M. Ogihara, "Program-level adaptive memory management," in Proceedings of the International Symposium on Memory Management, Ottawa, Canada, June 2006.
12. C. Grzegorczyk, S. Soman, C. Krintz, and R. Wolski, "Isla vista heap sizing: Using feedback to avoid paging," in Pro- ceedings of the International Symposium on Code Generation and Optimization, 2007, pp. 325-340.
13. D. Michie, "Memo functions and machine learning," Nature, vol.218, pp. 19-22, 1968.
14. Y. Ding and Z. Li, "A compiler scheme for reusing intermediate computation results." in Proceedings of the International Symposium on Code Generation and Optimization, 2004.
15. C.-K. Luk et al., "Pin: Building customized program analysis tools with dynamic instrumentation," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Chicago, Illinois, June 2005.
16. T. Moseley, A. Shye, V. J. Reddi, D. Grunwald, and R. Peri, "Shadow profiling: Hiding instrumentation costs with parallelism," in Proceedings of the International Symposium on Code Generation and Optimization, 2007, pp. 198-208. (Pubitemid 47214309)
17. S. Wallace and K. Hazelwood, "Superpin: Parallelizing dynamic instrumentation for real-time performance," in Pro- ceedings of the International Symposium on Code Generation and Optimization, 2007, pp. 209-220.
18. E. B. Nightingale, D. Peek, P. M. Chen, and J. Flinn, "Parallelizing security checks on commodity hardware," in Proceedings of the International Conference on Architectual Support for Programming Languages and Operating Systems, 2008, pp. 308-318.
19. H. Patil and C. Fischer, "Efcient run-time monitoring using shadow processing," 1995, presented at AADEBUG'95.
20. J.-Y. Tsai, Z. Jiang, and P.-C. Yew, "Compiler techniques for the superthreaded architectures," International Journal of Parallel Programming, vol.27, no.1, pp. 1-19, 1999.
21. K. Sundaramoorthy, Z. Purser, and E. Rotenberg, "Slipstream processors: Improving both performance and fault tolerance." in Proceedings of the International Conference on Archi- tectual Support for Programming Languages and Operating Systems, 2000, pp. 257-268. (Pubitemid 32470903)
22. S.-W. Liao, P. H. Wang, H. Wang, J. P. Shen, G. Hoflehner, and D. M. Lavery, "Post-pass binary adaptation for softwarebased speculative precomputation," in Proceedings of the ACM SIGPLAN Conference on Programming Language De- sign and Implementation, 2002, pp. 117-128. (Pubitemid 34991512)
23. A. Garg and M. Huang, "A performance-correctness explicitly-decoupled architecture," in Proceedings of the ACM/IEEE International Symposium on Microarchitecture, 2008.
24. J. T. Oplinger and M. S. Lam, "Enhancing software reliability with speculative threads," in Proceedings of the International Conference on Architectual Support for Programming Lan- guages and Operating Systems, 2002, pp. 184-196.
25. P. Zhou, F. Qin, W. Liu, Y. Zhou, and J. Torrellas, "iwatcher: Efficient architectural support for software debugging," in Proceedings of the International Symposium on Computer Architecture, 2004, pp. 224-237.
26. S. Lee and J. Tuck, "Parallelizing Mudflap using thread-level speculation on a CMP," 2008, presented at the Workshop on the Parallel Execution of Sequential Programs on Multi-core Architecture, co-located with ISCA.
27. J. Mellor-Crummey, "Compile-time support for efficient data race detection in shared memory parallel programs," Rice University, Tech. Rep. CRPC-TR92232, September 1992.
28. D. Perkovic and P. J. Keleher, "A protocol-centric approach to on-the-fly race detection," IEEE Transactions on Parallel and Distributed Systems, vol.11, no.10, pp. 1058-1072, 2000. (Pubitemid 33779425)
29. R. Wahbe, S. Lucco, and S. L. Graham, "Practical data breakpoints: design and implementation," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, June 1993.
30. C. Ding and K. Kennedy, "Improving cache performance in dynamic applications through data and computation reorganization at run time," in Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Imple- mentation, Atlanta, GA, May 1999.
31. M. Arnold and B. G. Ryder, "A framework for reducing the cost of instrumented code," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Snowbird, Utah, June 2001.
32. T. M. Chilimbi and M. Hirzel, "Dynamic hot data stream prefetching for general-purpose programs," in Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, Berlin, Germany, June 2002.
33. K. Li, "Shared virtual memory on loosely coupled multiprocessors," Ph.D. dissertation, Dept. of Computer Science, Yale University, New Haven, CT, Sep. 1986.
34. P. Keleher, A. Cox, S. Dwarkadas, and W. Zwaenepoel, "TreadMarks: Distributed shared memory on standard workstations and operating systems," in Proceedings of the 1994 Winter USENIX Conference, Jan. 1994.