Software pipelined execution of stream programs on GPUs

Proceedings of the 2009 CGO - 7th International Symposium on Code Generation and Optimization

Volumn , Issue , 2009, Pages 200-209

  Udupa, Abhishek ^a   Govindarajan, R ^a   Thazhuthaveetil, Matthew J ^a  

^a INDIAN INSTITUTE OF SCIENCE   (India)

Author keywords

CUDA; GPU programming; Software pipelining; Stream programming

Indexed keywords

BANDWIDTH LIMITATION; COMMUNICATION CHANNEL; CUDA; DATA PARALLELISM; GENERAL PURPOSE; GPU PROGRAMMING; GRAPHICS PROCESSING UNITS; HIGH MEMORY BANDWIDTH; INTEGER LINEAR PROGRAMS; MULTICORE ARCHITECTURES; PROGRAMMING MODELS; SINGLE-THREADED; SOFTWARE PIPELINE; SOFTWARE PIPELINING; STREAM PROGRAMMING; STREAMING APPLICATIONS;

NETWORK COMPONENTS; PIPELINE PROCESSING SYSTEMS; PIPELINES; PROGRAM PROCESSORS; SCHEDULING;

INTEGER PROGRAMMING;

EID: 67650563116     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2009.20     Document Type: Conference Paper

References (23)

1. NVIDIA CUDA Programming Guide. [Online]. Available: http: //www.nvidia.com/cuda
2. S. Ryoo, C. I. Rodrigues, S. S. Stone, S. S. Baghsorkhi, S.-Z. Ueng, J. A. Stratton, and W.-M. W. Hwu, "Program Optimization Space Pruning for a Multithreaded GPU," in CGO '08: Proc. of the sixth annual IEEE/ACM Intl. Symp. on Code Generation and Optimization, 2008, pp. 195-204. (Pubitemid 351667266)
3. ATI CTM Guide. [Online]. Available: http://ati.amd.com/companyinfo/ researcher/documents/ATI CTM Guide.pdf
4. NVIDIA CUDA. [Online]. Available: http://www.nvidia.com/cuda
5. M. I. Gordon, W. Thies, and S. Amarasinghe, "Exploiting Coarsegrained Task, Data, and Pipeline Parallelism in Stream Programs," in ASPLOS-XII: Proc. of the 12th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2006, pp. 151-162.
6. W. Thies, M. Karczmarek, and S. P. Amarasinghe, "StreamIt: A Language for Streaming Applications," in CC '02: Proc. of the 11th Intl. Conf. on Compiler Construction, 2002, pp. 179-196.
7. I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan, "Brook for GPUs: Stream Computing on Graphics Hardware," ACM Trans. on Graphics, vol.23, no.3, pp. 777-786, 2004. (Pubitemid 40163782)
8. D. Tarditi, S. Puri, and J. Oglesby, "Accelerator: Using Data Parallelism to Program GPUs for General-Purpose Uses," in ASPLOS-XII: Proc. of the 12th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2006, pp. 325-335. (Pubitemid 47168412)
9. M. Kudlur and S. Mahlke, "Orchestrating the Execution of Stream Programs on Multicore Platforms," in PLDI '08: Proc. of the 2008 ACM SIGPLAN Conf. on Programming Language Design and Implementation, 2008, pp. 114-124.
10. S. Agrawal, W. Thies, and S. Amarasinghe, "Optimizing Stream Programs using Linear State Space Analysis," in CASES '05: Proc. of the 2005 Intl. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, 2005, pp. 126-136.
11. E. A. Lee and D. G. Messerschmitt, "Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing," IEEE Trans. on Computers, vol.36, no.1, pp. 24-35, 1987. (Pubitemid 17517473)
12. S. S. Bhattacharyya and E. A. Lee, "Looped Schedules for Dataflow Descriptions of Multirate Signal Processing Algorithms," Formal Methods in System Design, vol.5, no.3, pp. 183-205, 1994.
13. M. Karczmarek, W. Thies, and S. Amarasinghe, "Phased Scheduling of Stream Programs," in LCTES '03: Proc. of the 2003 ACM SIGPLAN Conf. on Language, Compiler, and Tool Support for Embedded Systems, 2003, pp. 103-112.
14. R. Govindarajan, E. R. Altman, and G. R. Gao, "Minimizing Register Requirements Under Resource-constrained Rate-optimal Software Pipelining," in MICRO 27: Proc. of the 27th annual Intl. Symp. on Microarchitecture, 1994, pp. 85-94.
15. R. Govindarajan and G. Gao, "A Novel Framework for Multi-rate Scheduling in DSP Applications," in ASAP '93: Proc. of the 1993 Intl. Conf. on Application-Specific Array Processors, Oct 1993, pp. 77-88.
16. B. R. Rau, M. S. Schlansker, and P. P. Tirumalai, "Code Generation Schema for Modulo Scheduled Loops," in MICRO 25: Proc. of the 25th annual Intl. Symp. on Microarchitecture, 1992, pp. 158-169. (Pubitemid 23633740)
17. StreamIt Home Page. [Online]. Available: http://www.cag.lcs.mit.edu/ streamit/
18. P. K. Murthy and S. S. Bhattacharyya, "Buffer Merging-A Powerful Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications," ACM Trans. on Design and Automation of Electronic Systems, vol.9, no.2, pp. 212-237, 2004. (Pubitemid 38732390)
19. G. Gao, R. Govindarajan, and P. Panangaden, "Well-Behaved Dataflow Programs for DSP Computation," ICASSP-92: IEEE Intl. Conf. on Acoustics, Speech, and Signal Processing, 1992., vol.5, pp. 561-564 vol.5, Mar 1992.
20. R. Govindarajan, G. Gao, and P. Desai, "Minimizing Memory Requirements in Rate-optimal Schedules," in ASAP '94: Proc. of the 1994 Intl. Conf. on Application Specific Array Processors, Aug 1994, pp. 75-86.
21. M. I. Gordon, W. Thies, M. Karczmarek, J. Lin, A. S. Meli, A. A. Lamb, C. Leger, J. Wong, H. Hoffmann, D. Maze, and S. Amarasinghe, "A Stream Compiler for Communication-Exposed Architectures," in ASPLOS-X: Proc. of the 10th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2002, pp. 291-303.
22. D. Zhang, Q. J. Li, R. Rabbah, and S. Amarasinghe, "A Lightweight Streaming Layer for Multicore Execution," SIGARCH Computer Architecture News, vol.36, no.2, pp. 18-27, 2008.
23. S. Ryoo, C. I. Rodrigues, S. S. Baghsorkhi, S. S. Stone, D. B. Kirk, and W. mei W. Hwu, "Optimization Principles and Application Performance Evaluation of a Multithreaded GPU using CUDA," in PPoPP '08: Proc. of the 13th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming, 2008, pp. 73-82.