Revisiting the linear programming framework for leakage power vs. performance optimization

Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009

Volumn , Issue , 2009, Pages 127-134

  Jeong, Kwangok ^a   Kahng, Andrew B ^b   Yao, Hailong ^a  

^a CSE ^*  (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Leakage power; Lgate biasing; Linear programming; Multi Lgate; Timing

Indexed keywords

CIRCUIT PERFORMANCE; CIRCUIT TIMING; COMMERCIAL TOOLS; ESTIMATION AND OPTIMIZATION; GATE DELAYS; GATE LENGTH; LEAKAGE POWER; LGATE-BIASING; LINEAR RELATION; LOAD CONDITION; MULTI-LGATE; PERFORMANCE OPTIMIZATIONS; POWER CONSUMPTION; PROGRAMMING FRAMEWORK; RUNTIME; SIGN-OFF; TIMING; TIMING CONSTRAINTS; TIMING SLACK; TRADE-OFF CURVES;

COMPUTER SOFTWARE SELECTION AND EVALUATION; CURVE FITTING; DYNAMIC PROGRAMMING; KNOBS; LEAKAGE CURRENTS; LIBRARIES; LINEARIZATION; MOBILE TELECOMMUNICATION SYSTEMS; OPTIMIZATION; TIME MEASUREMENT; TIMING CIRCUITS;

LINEAR PROGRAMMING;

EID: 67649646221     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2009.4810282     Document Type: Conference Paper

References (36)

1. P. Gupta, A. B. Kahng, P. Sharma and D. Sylvester, .Gate-Length Biasing for Runtime-Leakage Control., IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 25(8) (2006), pp. 1475-1485.
2. J. Fishburn and A. Dunlop, .TILOS: A Posynomial Programming Approach to Transistor-Sizing., Proc. IEEE/ACM International Conf. on Computer-Aided Design, 1985, pp. 326-328.
3. S. S. Sapatnekar, V. Rao, P. Vaidya and S. Kang, .An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization ., IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 12(11) (1993), pp. 1621-1634.
4. W. Chuang, S. Sapatnekar and I. Hajj, .Delay and Area Optimization for Discrete Gate Sizes Under Double-Sided Timing Constraints., Proc. IEEE Custom Integrated Circuits Conf., 1993, pp. 9.4.1-9.4.4.
5. C.-P. Chen, C. C. N. Chu and D. F. Wong, .Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation., IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 18(7) (1999), pp. 1014-1025.
6. S. S. Sapatnekar and W. Chuang, .Power-Delay Optimizations in Gate Sizing., ACM Trans. on Design Automation of Electronic Systems, 5(1) (2000), pp. 98-114.
7. S. P. Boyd, S. J. Kim, D. D. Patil and M. A. Horowitz, .Digital Circuit Optimization via Geometric Programming., Operations Research, 53(6) (2005), pp. 899-932.
8. thAssignment., IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 23(5) (2004), pp. 665-677.
9. A. Srivastava, D. Sylvester and D. Blaauw, .Power Minimization Using Simultaneous Gate Sizing, Dual-Vdd and Dual-Vth Assignment., Proc. IEEE/ACM Design Automation Conf., 2004, pp. 783-787.
10. S. Joshi and S. Boyd, .An Efficient Method for Large-Scale Gate Sizing., IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications, 55(9) (2008), pp. 2760C2773.
11. P. Pant, R. K. Roy and A. Chatterjee, .Dual-Threshold Voltage Assignment with Transistor Sizing for Low Power CMOS Circuits., IEEE Trans. on VLSI Systems, 9(2) (2001), pp. 390-394.
12. P. Pant, V. K. De and A. Chatterjee, .Simultaneous Power Supply, Threshold Voltage, and Transistor Size Optimization for Low-Power Operation of CMOS Circuits., IEEE Trans. on VLSI Systems, 6(4) (1998), pp. 538-545.
13. D. Nguyen, A.Davare, M. Orshansky, D. Chinnery, B. Thompson and K. Keutzer, .Minimization of Dynamic and Static Power through Joint Assignment of Threshold Voltages and Sizing Optimization., Proc. International Symp. on Low Power Electronics and Design, 2003, pp. 158-163.
14. S. Sirichotiyakul, T. Edwards, C. Oh, J. Zuo, A. Dharchoudhury, R. Panda and D. Blaauw, .Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing., Proc. IEEE/ACM Design Automation Conf., 1999, pp. 436-441.
15. H. Chou, Y.-H. Wang and C.-P. Chen, .LARTTE: A Posynomial-Based Lagrangian Relaxation Tuning Tool for Fast and Effective Gate-Sizing and Multiple Vt Assignment., Workshop on Synthesis And System Integration of Mixed Information technologies, 2004.
16. H. Tennakoon and C. Sechen, .Gate Sizing Using Lagrangian Relaxation Combined with a Fast Gradient-Based Pre-processing Step., Proc. IEEE/ACM International Conf. on Computer Aided Design, 2002, pp. 395- 402.
17. M. Sarrafzadeh, D.A. Knol and G.E. Tellez, .A Delay Budgeting Algorithm Ensuring Maximum Flexibility in Placement., IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16(11) (1997), pp. 1332-1341.
18. R. Fung, V. Betz and W. Chow, .Slack Allocation and Routing to Improve FPGA Timing While Repairing Short-Path Violations., IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 27(4) (2008), pp. 686-697.
19. thThrough Slack Distribution Management ., Proc. IEEE/ACM Asia and South Paci-c Design Automation Conf., 2008, pp. 352-357.
20. D. Chinnery and K. Keutzer, .Linear Programming for Sizing, Vth and Vdd Assignment., Proc. International Symp. on Low Power Electronics and Design, 2005, pp. 149-154.
21. T. Kuroda and M. Hamada, .Low-Power CMOS Digital Design with Dual Embedded Adaptive Power Supplies., IEEE J. Solid-State Circuits, 35(4) (2000), pp. 652-655.
22. M. Hamada, Y. Ootaguro and T. Kuroda, .Utilizing Surplus Timing for Power Reduction., Proc. IEEE/ACM Custom Integrated Circuits Conf., 2001, pp. 89-92.
23. T. Kuroda, .Low-Power, High-Speed CMOS VLSI Design., Proc. IEEE/ACM International Conf. on Computer Design, 2002, pp. 310-315.
24. A. Srivastava and D. Sylvester, .Minimizing Total Power by Simultaneous Vdd/Vth Assignment., Proc. IEEE/ACM Asia and South Paci-c Design Automation Conference, 2003, pp. 400-403.
25. N. Sirisantana, L.Wei and K. Roy, .High-performance Low-power CMOS Circuits Using Multiple Channellength and Multiple Oxide Thickness., Proc. IEEE International Conference on Computer Design, 2000, pp. 227- 232.
26. K. Jeong, A. B. Kahng, C.-H. Park and H. Yao, .Dose Map and Placement Co-Optimization for Timing Yield Enhancement and Leakage Power Reduction., Proc. ACM/IEEE Design Automation Conference, 2008, pp. 516-521.
27. D.-S. Chen and M. Sarrafzadeh, .An Exact Algorithm for Low Power Library-Speciffic Gate Re-Sizing., Proc. IEEE/ACM Design Automation Conf., 1996, pp. 786-788.
28. A. B. Kahng, S. Muddu and P. Sharma, .Impact of Gate-Length Biasing on Threshold-Voltage Selection., Proc. IEEE/ACM International Symp. on Quality Electronic Design, 2006, pp. 747-754.
29. W. Chuang, S. S. Sapatnekar and I. N. Hajj, .Timing and Area Optimization for Standard-Cell VLSI Circuit Design., IEEE Trans. on Computer- Aided Design of Integrated Circuits and Systems, 14(3) (1995), pp. 308- 320.
30. ILOG CPLEX, http://www.ilog.com/products/cplex/.
31. Cadence SOC Encounter, http://www.cadence.com/products/digital ic/ soc encounter/index.aspx.
32. Synopsys Design Compiler, http://www.synopsys.com/products/logic/ design compiler.html.
33. Cadence RTL Compiler, http://www.cadence.com/products/digital ic/rtl compiler/index.aspx.
34. Blaze MO, http://www.blaze-dfm.com/products/products1.html.
35. Synopsys PrimeTime. http://www.synopsys.com/products/analysis/prime time ds.html.
36. Synopsys Astro. http://www.synopsys.com/products/products.html.