|
Volumn , Issue , 2005, Pages 1810-1813
|
AN H.264/AVC decoder with 4x4-block level pipeline
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BASELINE PROFILES;
BLOCK-LEVEL PIPELINING;
CLOCK FREQUENCY;
DESIGN SUPPORT;
H.264/AVC DECODERS;
H.264/AVC VIDEO;
HARDWARE UTILIZATION;
LEVEL 4;
MACROBLOCK-LEVEL;
MEMORY ACCESS;
OPTIMAL DECODING;
PROCESSING CYCLES;
REAL TIME;
SWITCHING SCHEME;
VIDEO SEQUENCES;
MOTION COMPENSATION;
MOTION PICTURE EXPERTS GROUP STANDARDS;
PIPELINES;
VIDEO RECORDING;
DECODING;
|
EID: 67649090847
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ISCAS.2005.1464961 Document Type: Conference Paper |
Times cited : (27)
|
References (8)
|