메뉴 건너뛰기




Volumn 86, Issue 7-9, 2009, Pages 1529-1535

Interfaces of high-k dielectrics on GaAs: Their common features and the relationship with Fermi level pinning (Invited Paper)

Author keywords

Atomic layer deposition ALD; Atomistic modeling; GaAs MOS; High k

Indexed keywords

ATOMISTIC MODELING; BAND GAPS; BEFORE AND AFTER; COMMON FEATURES; DIELECTRIC LAYER; ELECTRICAL CHARACTERIZATION; FERMI LEVEL PINNING; FORMING GAS; GAAS; GAAS MOS; GAAS SURFACES; GROWTH PRECURSORS; GROWTH PROCESS; HIGH-K; HIGH-K DIELECTRIC; HIGH-K GATE DIELECTRICS; INTERFACE MODIFICATION; INTERFACE STATE; METAL OXIDES; PLASMA-ENHANCED ATOMIC LAYER DEPOSITION;

EID: 67349114865     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mee.2009.03.090     Document Type: Article
Times cited : (53)

References (21)
  • 20
    • 67349174772 scopus 로고    scopus 로고
    • G. Brammertz, H.C. Lin, A. Alian, C. Merckling, J. Penaud, D. Kohen, W.-E Wang, S. Sioncke, A. Delabie, M. Meuris, M. Caymax, M. Heyns, Accepted for Presentation at the 215th Meeting of the Electrochemical Society, San Francisco, CA, May 24-29, 2009.
    • G. Brammertz, H.C. Lin, A. Alian, C. Merckling, J. Penaud, D. Kohen, W.-E Wang, S. Sioncke, A. Delabie, M. Meuris, M. Caymax, M. Heyns, Accepted for Presentation at the 215th Meeting of the Electrochemical Society, San Francisco, CA, May 24-29, 2009.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.