Specification patterns for time-related properties

Proceedings of the International Workshop on Temporal Representation and Reasoning

Volumn , Issue , 2005, Pages 189-191

  Gruhn, Volker ^a,b   Laue, Ralf ^a,b  

^a UNIVERSITY OF LEIPZIG   (Germany)

^b Department of Applied Telematics/e Business ^*  (Germany)

Author keywords

Formal specification; Patterns; Timed model checking; Verification

Indexed keywords

BASIC IDEA; FORMAL SPECIFICATION; PATTERN SYSTEMS; PATTERNS; PROPERTY SPECIFICATION; REAL TIME REQUIREMENT; SPECIFICATION PATTERNS; TIME CONDITION; TIMED MODEL CHECKING;

SPECIFICATIONS;

MODEL CHECKING;

EID: 66749135275     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TIME.2005.33     Document Type: Conference Paper

References (11)

1. A. Alfonso, V. A. Braberman, N. Kicillof, and A. Olivero. Visual timed event scenarios. In 26th International Conference on Software Engineering (ICSE 2004), pages 168-177. IEEE Computer Society, 2004.
2. R. Alur and D. L. Dill. Automata for modeling real-time systems. In Proceedings of the 17th International Colloquium on Automata, Languages and Programming, pages 322-335. Springer-Verlag, 1990.
3. V. A. Braberman and M. Felder. Verification of real-time designs: Combining scheduling theory with automatic formal verification. In ESEC / SIGSOFT FSE, pages 494-510, 1999.
4. M. B. Dwyer, G. S. Avrunin, and J. C. Corbett. Property specification patterns for finite-state verification. In FMSP '98: Proceedings of the second workshop on Formal methods in software practice, pages 7-15. ACM Press, 1998.
5. M. B. Dwyer, G. S. Avrunin, and J. C. Corbett. Patterns in property specifications for finite-state verification. In Proc. of the 21st international conference on Software engineering, pages 411-420. IEEE Computer Society Press, 1999.
6. S. Flake, W. Müller, and J. Ruf. Structured english for model checking specification. In GI-Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen in Frankfurt, Berlin, 2000. VDE Verlag.
7. S. Flake, U. Pape, J. Ruf, and W. Müller. Specification and formal verification of temporal properties of production automation systems. In Integration of Software Specification Techniques for Applications in Engineering, volume 3147 of LNCS. Springer Verlag, 2004.
8. S. Graf, I. Ober, and I. Ober. Model checking of UML models via a mapping to communicating extended timed automata. In S. Graf and L. Mounier, editors, Proceedings of SPIN'04 Workshop, Barcelona, Spain, volume 2989 of LNCS. Springer, April 2004.
9. V. Gruhn and R. Laue. Patterns for timed property specification. In 3rd Int. Workshop on Quantitative Aspects of Programming Languages (QAPL 05), Edinburgh, Scotland, April 2005, to appear, 2005.
10. A. Knapp, S. Merz, and C. Rauh. Model checking - timed UML state machines and collaborations. In Proceedings of the 7th International Symposium on Formal Techniques in Real-Time and Fault-Tolerant Systems, pages 395-416. Springer-Verlag, 2002.
11. I. Ober and A. Kerbrat. Verification of quantitative temporal properties of SDL specifications. In SDL '01: Proceedings of the 10th International SDL Forum Copenhagen on Meeting UML, pages 182-202. Springer-Verlag, 2001.