Tunning of phase locked loops for power converters under distorted utility conditions

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn , Issue , 2009, Pages 1733-1739

  Freijedo, Francisco D ^a   Gandoy, Jesus Doval ^a   Lopez, Oscar ^a   Acha, Enrique ^b  

^a UNIVERSITY OF VIGO   (Spain)

^b UNIVERSITY OF GLASGOW   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

D-SPACE; DIGITAL IMPLEMENTATION; DISTORTED UTILITY CONDITIONS; FREQUENCY VARIATION; LOW-BANDWIDTH; OPTIMIZATION APPROACH; PHASE STEPS; SETTLING TIME; SYNCHRONIZATION ALGORITHM; THEORETICAL APPROACH;

PHASE LOCKED LOOPS; PHASE SHIFT; POWER CONVERTERS; POWER ELECTRONICS; TUNING;

FREQUENCY RESPONSE;

EID: 65949121151     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2009.4802904     Document Type: Conference Paper

References (14)

1. A. Gole, V. K. Sood, and L. Mootoosamy, "Validation and analysis of a grid control system using d-q-z transformation for static compensator systems," in Proc. Can. Conf. Elect. Comput. Eng., 1989, pp. 745-748.
2. P. Rodriguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos, and D. Boroyevich, "Decoupled double synchronous reference frame PLL for power converters control," IEEE Transactions on Power Electronics, vol. 22, no. 2, pp. 584-592, March 2007. (Pubitemid 46523183)
3. V. Kaura and V. Blasko., "Operation of a phase locked loop system under distorted utility conditions." IEEE IEEE Transactions on industry applications., vol. 33, pp. 58-63, 1997.
4. S. K. Chung, "Phase-locked loop for grid-connected three phase conversion systems," IEEE Proceedings, Electric Power Applications., vol. 147, no. 3, pp. 213-219, May 2000.
5. L. G. B. Barbosa Rolim, D. R. Rodrigues da CostaJr., and M. Aredes, "Analysis and software implementation of a robust synchronizing PLL circuit based on the pq theory," IEEE Transactions on Industrial Electronics, vol. 53, no. 6, pp. 1919-1926, Dec. 2006. (Pubitemid 46432484)
6. D. Jovcic, "Phase locked loop system for FACTS," IEEE Transactions on Power Systems, vol. 18, no. 3, pp. 1116-1124, August 2003.
7. F. D. Freijedo, J. Doval-Gandoy, O. Lopez, D. Pineiro, C. Martinez-Penalver, and A. Nogueiras., "Robust phase locked loops optimized for DSP implementation in power quality applications," in Proceedings of IECON, 2008.
8. R. E. Best, Phase Locked Loops. Design, Simulation and Applications. 4th Edition. McGraw-Hill, 1999.
9. G. Franklin, J. D. Powell, and A. Emami-Naeini, Feedback Control of Dynamic Systems, ., Ed. -, 2002.
10. R. Dorf and R. Bishop., Modern Control Systems, ., Ed. ., 2001.
11. F. D. Freijedo, J. Doval-Gandoy, O. Lopez, D. Pineiro, C. Martinez-Penalver, and A. Nogueiras., "Real-time implementation of a SPLL for FACTS." in Proceedings of IECON, 2006.
12. "IEEE Standard 1159-1995. IEEE Recommeded Practice for Monitoring Electric Power Quality."
13. M. H. J. Bollen., Understanding power quality problems. Voltage sags and interrupions., R. J. Herrick., Ed. IEEE Press Editorial Board., 2000.
14. A. Timbus, M. Liserre, R. Teodorescu, and F. Blaabjerg, "Synchronization methods for three phase distributed power generation systems. an overview and evaluation," in Power Electronics Specialists Conference, 2005. PESC '05. IEEE 36th, 2005, pp. 2474-2481. (Pubitemid 46379525)