High performance stationary frame filters for symmetrical sequences or harmonics separation under a variety of grid conditions

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn , Issue , 2009, Pages 1570-1576

  Wang, Fei ^a   Benhabib, Mohamed C ^a   Duarte, Jorge L ^a   Hendrix, Marcel A M ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ABILITY; CASCADED FILTERS; DIGITAL IMPLEMENTATION; DISCRETIZATION METHOD; FREQUENCY CHANGES; FREQUENCY VARIATION; GRID CONDITIONS; HARMONICS DETECTION; HIGH PERFORMANCE FILTER; MULTI STATE; NEGATIVE SEQUENCE; SINGLE-PHASE SYSTEMS; STATIONARY FRAME; SYMMETRICAL SEQUENCE; VARIABLE STRUCTURES;

POWER ELECTRONICS;

EID: 65949112696     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2009.4802877     Document Type: Conference Paper

References (11)

1. H. S. Song and K. Nam, "Dual current control scheme for PWM converter under unbalanced input voltage conditions," IEEE Trans. Ind. Electron., vol.46, pp. 953, Oct. 1999. (Pubitemid 30524489)
2. P. Rodriguez, A.V. Timbus, R. Teodorescu, M. Liserre, F. Blaabjerg, "Flexible active power control of distributed power generation systems during grid faults," IEEE Trans. Ind. Electron.,vol.54, no. 5, pp. 2583-2592, Oct. 2007.
3. F. Wang, J.L. Duarte, M.A.M. Hendrix, "Control of grid-interfacing inverters with integrated voltage unbalance correction," in Proc. IEEE Power Electron. Spec. Conf., 2008, pp. 310-316.
4. S.-K. Chung, "Phase-locked loop for grid-connected three-phase power conversion systems," IEEE Elec. Power Applicat., vol.147, pp. 213-219, May 2000.
5. A.M. Salamah, S.J. Finney and B.W. Williams, "Three-phase phase-lock loop for distorted utilities," IET Electr. Powe Appl., vol.1, no. 6, pp. 937-945, Nov. 2007. (Pubitemid 47631752)
6. M. Karimi-Ghartemani and M. R. Iravani, "A method for synchronization of power electronic converters in polluted and variable-frequency environments," IEEE Trans. Power Syst., vol.19, pp. 12-63, Aug. 2004.
7. M. C. Benhabib and S. Saadate, "A new robust experimentally validated phase locked loop for power electronic control, "European Power Electronics and Drives Journal, vol.15, no. 3, pp. 36-48, Aug. 2005. (Pubitemid 43890613)
8. J. Svensson, "Synchronisation methods for grid-connected voltage source converters," Proc. Inst. Elect. Eng., vol.148, pp. 229-235, May 2001.
9. J. Svensson, M. Bongiomo, and A. Sannino, " Practical implementation of delayed dignal cancellation method for phase-sequence separation," IEEE Trans. Power Del.,vol.22, no. 1, pp. 18-26, Jan. 2007. (Pubitemid 46566167)
10. R. Cutri, L. M. Junior, "A generalized instantaneous method for harmonics, positive and negative sequence detection/extraction," IEEE Power Electron. Spec. Conf, 2007, pp. 2294-2297.
11. P. Rodrlguez , J. Pou , J. Bergas , J. I. Candela , R. P. Burgos and D. Boroyevich, "Decoupled double synchronous reference frame PLL for power converters control," IEEE Trans. Power Electron., vol.22, pp. 584-592, Mar. 2007. (Pubitemid 46523183)