A 2.5 Gpulse/s, 25 pJ/pulse, 0.18μ CMOS impulse radio UWB transmitter based on dual-polarity distributed waveform generator

2009 9th Topical Meeting on Silicon Monolithic Integrated Circuits in RF System, SiRF'09 - Digest of Papers

Volumn , Issue , 2009, Pages 225-228

  Zhu, Yunliang ^a   Hu, Jianyun ^a   Wu, Hui ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP PROTOTYPES; CIRCUIT TECHNIQUES; DIGITAL CMOS; DIGITAL MODULATIONS; IMPULSE RADIO; LOW POWER; ON CHIPS; ON-OFF KEYING; PPM MODULATION; PULSE RATE; RE-CONFIGURABLE; TRANSMISSION LINE; TRANSMITTED PULSE; ULTRAFAST PULSE; UWB PULSE; UWB TRANSMITTER; WAVEFORM GENERATORS; WIDE-BAND;

ENERGY EFFICIENCY; IMPULSE NOISE; MONOLITHIC INTEGRATED CIRCUITS; PULSE MODULATION; PULSE POSITION MODULATION; RADIO; RADIO BROADCASTING; SIGNAL GENERATORS; SIGNAL RECEIVERS; TRANSMITTERS;

PULSE GENERATORS;

EID: 65949105492     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SMIC.2009.4770540     Document Type: Conference Paper

References (8)

1. M.Z. Win and R.A. Scholtz. Ultra-wide bandwidth time-hopping spread-spectrum impulse radio for wireless multiple-access communications. IEEE Transactions on Communications, 48:679-689, Apr. 2000.
2. S. Lida et al. A 3.1 to 5GHz CMOS DSSS UWB Transceiver for WPANs. In IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pages 214-215, 2005.
3. Y. Zheng et al. A CMOS Carrier-less UWB Transceiver for WPAN Applications. In IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pages 116-117, 2006.
4. L. Smaini, C. Tinella, D. Helal, C. Stoecklin, L. Chabert, C. Devaucelle, R. Cattenoz, N. Rinaldi, and D. Belot. Single-Chip CMOS Pulse Generator for UWB Systems. IEEE J. Solid-State Circuits, 41(7):1551-1561, Jul 2006.
5. D. Baranauskas and D. Zelenin. A 0.36W 6b up to 20GS/s DAC for UWB Wave Formation. In IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pages 580-581, 2006.
6. Y. Zhu, J. Zuegel, J. Marciante, and H. Wu. A 10 GS/s Distributed Wave-form Generator for Sub-Nanosecond Pulse Generation and Modulation in 0.18um Standard Digital CMOS. In IEEE Radio Freq. Integrated Circuit Symp., pages 35-38, 2007.
7. D. Jeong et al. Design of PLL-based Clock Generation Circuit. IEEE J. Solid-State Circuits, 22(2):255-261, Apr. 1987.
8. Y. Zhu, S. Wang, and H. Wu. Multilayer Coplanar Waveguide Transmission Lines Compatible with Standard Digital Silicon Technologies. In IEEE Int. Microwave Symposium, pages 1567-1570, 2007.