Low-cost gate drive circuit for three-level neutral-point-clamped voltage-source inverter

IEEE Transactions on Industrial Electronics

Volumn 56, Issue 4, 2009, Pages 1196-1204

  Padilha, Felipe J C ^a,b   Suemitsu, Walter Issamu ^b   Bellar, Maria Dias ^c   Lourenco, Plutarcho Maravilha ^a  

^a Electric Power Research Center   (Brazil)

^b FEDERAL UNIVERSITY OF RIO DE JANEIRO   (Brazil)

^c STATE UNIVERSITY OF RIO DE JANEIRO   (Brazil)

Author keywords

Charge pump technique; Gate drive circuit; Switch voltage balancing; Three level neutral point clamped (NPC) inverter

Indexed keywords

CHARGE PUMP TECHNIQUE; DC POWER SUPPLIES; DC-BUS VOLTAGES; DETAILED DESIGNS; GATE DRIVE CIRCUIT; GATE DRIVERS; HARDWARE IMPLEMENTATIONS; HYBRID IMPLEMENTATIONS; LARGE-SCALE APPLICATIONS; LOW-POWER; MOSFETS; NPC INVERTERS; POWER SWITCHES; PROTECTION CIRCUITS; SAFE OPERATIONS; THREE-LEVEL NEUTRAL-POINT-CLAMPED (NPC) INVERTER; THREE-PHASE INVERTERS; THREE-PHASE SYSTEMS; TOTAL COSTS; VOLTAGE RATINGS; VOLTAGE-SOURCE INVERTERS;

ACTIVE FILTERS; BIPOLAR TRANSISTORS; HARDWARE; INSULATED GATE BIPOLAR TRANSISTORS (IGBT); POWER CONVERTERS; PUMPS;

SWITCHES;

EID: 65549154504     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2008.2007554     Document Type: Article

References (21)

1. A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518-523, Sep. 1981.
2. J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
3. D. G. Holmes and T. A. Lipo, Pulse Width Modulation for Power Converters. Piscataway, NJ: IEEE Press, 2003.
4. R. González, E. Gubía, J. López, and L. Marroyo, "Transformerless single-phase multilevel-based photovoltaic inverter," IEEE Trans. Ind. Electron., vol. 55, no. 7, pp. 2694-2702, Jul. 2008.
5. S. Alepuz, S. Busquets-Monge, J. Bordonau, J. Gago, D. Gonzalez, and J. Balcells, "Interfacing renewable energy sources to the utility grid using a three-level inverter," IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1504-1511, Oct. 2006.
6. J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galvan, R. C. PortilloGuisado, M. A. M. Prats, J. I. Leon, and N.Moreno-Alfonso, "Power-electronic systems for the grid integration of renewable energy sources: A survey," IEEE Trans. Ind. Electron., vol. 53, no. 4, pp. 1002-1016, Aug. 2006.
7. B. A. Welchko, M. B. de Rossiter Correa, and T. A. Lipo, "A three-level MOSFET inverter for low-power drives," IEEE Trans. Ind. Electron. vol. 51, no. 3, pp. 669-674, Jun. 2004.
8. R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Trans. Ind. Appl., vol. 41, no. 3, pp. 855-865, May/Jun. 2005.
9. J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
10. S. Ceballos, J. Pou, J. Zaragoza, J. L. Martin, E. Robles, I. Gabiola, and P. Ibanez, "Efficient modulation technique for a four-leg fault-tolerant neutral-point-clamped inverter," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1067-1074, Mar. 2008.
11. J. Pou, J. Zaragoza, P. Rodriguez, S. Ceballos, V. M. Sala, R. P. Burgos, and D. Boroyevich, "Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of low-frequency voltage oscillations in the neutral point," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2288-2294, Aug. 2007.
12. R. Vargas, P. Cortes, U. Ammann, J. Rodriguez, and J. Pontt, "Predictive control of a three-phase neutral-point-clamped inverter," IEEE Trans. Ind. Electron., vol. 54, no. 5, pp. 2697-2705, Oct. 2007.
13. S. Ceballos, J. Pou, E. Robles, I. Gabiola, J. Zaragoza, J. L. Villate, and D. Boroyevich, "Three-level converter topologies with switch breakdown fault-tolerance capability," IEEE Trans. Ind. Electron. vol. 55, no. 3, pp. 982-995, Mar. 2008.
14. S. Busquets-Monge, J. D. Ortega, J. Bordonau, J. A. Beristain, and J. Rocabert, "Closed-loop control of a three-phase neutral-point-clamped inverter using an optimized virtual-vector-based pulsewidth modulation," IEEE Trans. Ind. Electron., vol. 55, no. 5, pp. 2061-2071, Mar. 2008.
15. M. Lafoz, I. J. Iglesias, C. Veganzones, and M. Visiers, "A novel double hysteresis-band current control for a three-level voltage source inverter," in Proc. 31st IEEE Power Electron. Spec. Conf., Jun. 2000, vol. 1, pp. 18-23.
16. J. J. Graczkowski, K. L. Neff, and X. Kou, "A low-cost gate driver design using bootstrap capacitors for multilevel MOSFET inverters," in Proc. 5th CES/IEEE Int. Power Electron. Motion Control Conf., Aug. 2006, vol. 2, pp. 1-5.
17. F. J. C. Padilha, W. I. Suemitsu, M. D. Bellar, and P. M. Lourenco, "Practical considerations on the gate drive implementation for three-level voltage source inverters," in Proc. ISIE, Jul. 2006, vol. 2, pp. 1277-1282.
18. S. A. Molepo and H. D. T. Mouton, "A flying capacitor multilevel inverter with bootstrap-poweredMOSFET gate drive circuits," in Proc. 33rd IEEE Power Electron. Spec. Conf., Jun. 2002, vol. 2, pp. 701-705.
19. "Application Note AN978," HV Floating MOS-Gate Driver ICs. [Online]. Available: http://www.irf.com/technical-info/appnotes/ an-978.pdf
20. "Design Tips DT 94-1A," Keeping the Bootstrap Capacitor Charged in Buck Converters. [Online]. Available: http://www.irf.com/ technicalinfo/designtp/dt94-1.pdf
21. "Design Tips DT 98-2A," Bootstrap Component Selection for Control [Online]. Available: http://www.irf.com/technical-info/ designtp/dt98-2.pdf