Fast circuit simulation on graphics processing units

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2009, Pages 403-408

  Gulati, Kanupriya ^a   Croix, John F ^b   Khatri, Sunil P ^a   Shastry, Rahm ^b  

^a TEXAS A AND M UNIVERSITY   (United States)

^b Nascentric Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYMPTOTIC SPEED-UPS; ASYMPTOTIC VALUES; GRAPHICS PROCESSING UNITS; IC DESIGNS; RUN-TIME; SPICE-BASED; TRANSISTOR MODELS; VLSI DESIGNS;

ASYMPTOTIC ANALYSIS; CIRCUIT SIMULATION; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; IMAGE CODING;

SPICE;

EID: 64549119503     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2009.4796514     Document Type: Conference Paper

References (22)

1. L. Nagel, "SPICE: A computer program to simulate computer circuits," in University of California, Berkeley UCB/ERL Memo M520, May 1995.
2. "BSIM3 Homepage." http://www-device.eecs.berkeley.edu/ ̃bsim3.
3. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic Circuit & System Simulation Methods. Mcgraw-Hill, Dec 1994. ISBN-13: 978-0070501690 (ISBN-10: 0070501696).
4. G. Hachtel, R. Brayton, and F. Gustavson, "The sparse tableau approach to network analysis and designlation," Circuits Theory, IEEE Transactions on, vol. 18, no. 1, pp. 101-113, 1971.
5. "BSIM4 Homepage." http://www-device.eecs.berkeley.edu/ ̃bsim4.
6. Z. Fan, F. Qiu, A. Kaufman, and S. Yoakum-Stover, "GPU cluster for high performance computing," in SC '04: Proceedings of the 2004 ACM/IEEE conference on Supercomputing, (Washington, DC, USA), p. 47, IEEE Computer Society, 2004.
7. J. Owens, "GPU architecture overview," in SIGGRAPH '07: ACM SIGGRAPH 2007 courses, (New York, NY, USA), p. 2, ACM, 2007.
8. D. Luebke, M. Harris, N. Govindaraju, A. Lefohn, M. Houston, J. Owens, M. Segal, M. Papakipos, and I. Buck, "GPGPU: general-purpose computation on graphics hardware," in SC '06: Proceedings of the 2006 ACM/IEEE conference on Supercomputing, (New York, NY, USA), p. 208, ACM, 2006.
9. H.-Y. Schive, C.-H. Chien, S.-K. Wong, Y.-C. Tsai, and T. Chiueh, "Graphic-card cluster for astrophysics (GraCCA) - performance tests," in Submitted to NewAstronomy, July 2007.
10. "OmegaSim Mixed-Signal Fast-SPICE Simulator." http://www.nascentric.com/product.html.
11. "Virtuoso UltraSim Full-chip Simulator." http://www.cadence. com/products/custom-ic/ultrasim/index.aspx.
12. "FineSIM SPICE." http://www.magmada.com/c/SVX0QdBvGgqX-Pages/ FineSimSPICEhtml.
13. "Capsim Hierarchical Spice Simulation." http://www.xcad.com/ xcad/spicesimulation.html.
14. F. Dartu and L. T. Pileggi, "TETA: transistor-level engine for timing analysis," in DAC '98: Proceedings of the 35th annual conference on Design automation, (New York, NY, USA), pp. 595598, ACM, 1998.
15. P. Agrawal, S. Goil, S. Liu, and J. Trotter, "Parallel model evaluation for circuit simulation on the PACE multiprocessor," in Proceedings of the seventh international conference on VLSI Design, pp. 45-48, 1994.
16. P. Agrawal, S. Goil, S. Liu, and J. A. Trotter, "PACE: A multiprocessor system for VLSI circuitsimulation," in Proceedings of SIAM Conference on Parallel Processing, pp. 573-581, 1993.
17. P. Sadayappan and V. Visvanathan, "Circuit simulation on shared-memory multiprocessors," IEEE Trans. Comput., vol. 37, no. 12, pp. 1634-1642, 1988.
18. K. Gulati and S. P. Khatri, "Towards acceleration of fault simulation using graphics processing units," in Proceedings ofthe 45th annual conference on Design automation, pp. 822-827, 2008.
19. "NVIDIA CUDA Introduction." http://www.beyond3d.com/content/ articles/12/1.
20. "NVIDIA CUDA Homepage." http://developer.nvidia.com/object/ cuda.html.
21. L. Nagel and R. Rohrer, "Computer analysis of nonlinear circuits, excluding radiation," IEEE Journal of Solid States Circuits., vol. SC-6, pp. 162-182, Aug 1971.
22. G. Amdahl, "Validity of the single processor approach to achieving large-scale computing capabilities," Proceedings of AFIPS, vol. 30, pp. 483-485, 1967.