Functional design for testability of control-dominated architectures

ACM Transactions on Design Automation of Electronic Systems

Volumn 2, Issue 2, 1997, Pages 98-122

  Fummi, F ^a   Rovati, U ^a   Sciuto, D ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Functional testing; Interacting FSMs

Indexed keywords

EID: 6444235838     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/253052.253064     Document Type: Article

References (27)

1. ABRAMOVICI, M., BREUER, A. D., AND FRIEDMAN, A. D. 1990. Digital Systems Testing and Testable Design. Computer Science Press, Rockville, MD.
2. AGRAWAL, V. D. AND CHENG, K. T. 1990. Finite state machine synthesis with embedded test function. J. Electron. Testing: Theory Appl. 1, 221-228.
3. AKERS, S. B. 1978. Binary decision diagrams. IEEE Trans. Comput. C-27, 6 (June) 957-959.
4. BOLCHINI, C., FUMMI, F, AND SCIUTO, D. 1993. Two-dimensional sequential array architectures: Design for testability and reconfiguration issues. J. Microelectron. Syst. Integration 1, 3/4, 209-220.
5. CHAKRADHAR, S. T., KANJILAL, S., AND AGRAWAL, V. D. 1993. Finite state machine synthesis with fault tolerant test function. J. Electron. Testing: Theory Appl. 4, 57-69.
6. CHENG, K. T. AND AGRAWAL, D. D. 1990. A partial scan method for sequential circuits with feedback. IEEE Trans. Comput. C-39, 4 (April), 544-548.
7. CHICKERMANE, V. AND PATEL, J. H. 1991. A fault oriented partial scan design approach. In Proceedings of the IEEE ICCAD, 400-403.
8. CHO, H., HACHTEL, G. D., AND SOMENZI, F. 1993. Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration. IEEE Trans. Comput. 12, 7 (July), 935-945.
9. DEVADAS, S., GHOSH, A., AND KEUTZER, K. 1994. McGraw-Hill, New York, NY.
10. DEVADAS, S., MA, H. T., NEWTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1990. Irredundant sequential machines via optimal logic synthesis. IEEE Trans. CAD/ICAS 9, 1 (Jan.), 8-17.
11. FERRANDI, F., FUMMI, F., MACH, E., PONCINO, M., AND SCIUTO, D. 1996. BDD-based testability estimation of VHDL designs. In Proceedings EuroDAC/EuroVHDL, 444-449.
12. FUMMI, F., ROVATI, U., AND SCIUTO, D. 1995. Testable synthesis of highly complex control devices. In Proceedings of EURODAC, 117-122.
13. FUMMI, F., SCIUTO, D., AND SERRA, M. 1994. Test generation for stuck-at and gate-delay faults in sequential circuits: A mixed functional/structural method. In Proceedings of the IEEE International Workshop on DFT, 254-262.
14. FUMMI, F., SCIUTO, D., AND SERRA, M. 1995. Sequential logic minimization based on functional testability. In Proceedings of ED&TC, 207-211.
15. GHOSH, I., RAGHUNATHAN, A., AND JHA, N. K. 1995. Design for hierarchical testability of RTL circuits obtained by behavioral synthesis. In Proceedings of IEEE ICCD, 173-179.
16. IEEE. 1993. IEEE Standard VHDL Language Reference Manual. IEEE Sid 1076-1993, The Institute of Electrical and Electronic Engineers, Inc., New York, NY.
17. KANJILAL, S., CHAKRADHAR, S. T., AND AGRAWAL, V. D. 1995a. A partition and resynthesis approach to testable design of large circuits. IEEE Trans. CAD/ICAS 14, 10 (Oct.), 1268-1276.
18. KANJILAL, S., CHAKRADHAR, S. T., AND AGRAWAL, V. D. 1995b. Test function embedding algorithms with application to interconnected finite state machines. IEEE Trans. CAD/ ICAS 14, 9 (Sept.), 1115-1127.
19. LEE, D. H. AND REDDY, S. M. 1990. On determining scan flip-flops in partial-scan designs. In Proceedings of the IEEE ICCAD, 322-325.
20. MENTOR GRAPHICS. 1993. AutologicII VHDL Reference Manual. Mentor Graphics rel.A3F.
21. NIERMANN, T. AND PATEL, J. H. 1991. HITEC: A test generation package for sequential circuits. In Proceedings of the European Design Automation Conference, 214-218.
22. PAIR, D., REDDY, S. M., AND SAHNI, S. 1993. Heuristics for the placement of flip-flops in partial scan designs and the placement of signal bosters in lossy circuits. In Proceedings of the International Conference on VLSI Design, 45-50.
23. SELZ, M., ECKER, W., AND VILLAR, E. 1995. VHDL synthesis description portability: The need for level-x synthesis subsets. In Proceedings of the VHDL-Forum for CAD in Europe, 55-67.
24. SYNOPSIS. 1994. Synopsys User's Manual.
25. TAI, S. E. AND BHATTACHARYA, D. 1994. A three-stage partial scan design method using the sequential circuit flow graph. In Proceedings of the International Conference on VLSI Design, 101-106.
26. THOMAS, D. E. AND MOORBY, P. 1991. The Verilog Hardware Description Language, Kluwer, Amsterdam, The Netherlands.
27. YANG, S. 1991. Logic synthesis and optimization benchmarks user guide. Tech. Rep. Microelectronic Center of North Carolina, Jan.