Fractional bilinear transform for analog-to-digital conversion

IEEE Transactions on Signal Processing

Volumn 56, Issue 5, 2008, Pages 2122-2127

  Pei, Soo Chang ^a   Hsu, Hong Jie ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Digital differentiator; Fractional bilinear transform; Fractional delay filter; Linear transformation

Indexed keywords

A/D CONVERSIONS; ANALOG TO DIGITALS; ANALOG-TO-DIGITAL CONVERSIONS; DIFFERENTIATOR; DIFFERENTIATORS; DIGITAL DIFFERENTIATOR; FIRST ORDERS; FRACTIONAL BILINEAR TRANSFORM; FRACTIONAL DELAY FILTER; LINEAR FREQUENCIES; LINEAR TRANSFORMATION;

DIFFERENTIATING CIRCUITS; QUADRATURE AMPLITUDE MODULATION;

FOURIER TRANSFORMS;

EID: 64349106347     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2007.912250     Document Type: Article

References (11)

1. A. V. Oppenheim, R. W. Schafer, and J. R. Buck, Discrete-Time Signal Processing, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall, 1999.
2. T. I. Laakso, V. Valimaki, M. Karjalainen, and U. K. Laine, "Splitting the unit delay: Tool for fractional delay filter design," IEEE Signal Process. Mag., vol. 13, no. 1, pp. 30-60, Jan. 1996.
3. S. C. Pei and P. H. Wang, "Closed-form design of all-pass fractional delay filters," IEEE Signal Process. Lett., vol. 11, no. 10, pp. 788-791, Oct. 2004.
4. M. A. Al-Alaoui, "Novel digital integrator and differentiator," Electron. Lett., vol. 29, no. 4, pp. 376-378, Feb. 1993.
5. N. Q. Ngo, "A new approach for the design of wideband digital integrator and differentiator," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 936-940, Sep. 2006.
6. C. C. Tseng, "Improved design of digital fractional-order differentiators using fractional sample delay," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 193-203, Jan. 2006.
7. M. A. Al-Alaoui, "Linear phase low-pass IIR digital differentiators," IEEE Trans. Signal Process., vol. 55, no. 2, pp. 697-706, Feb. 2007.
8. C. C. Tseng, "Digital differentiator design using fractional delay filter and limit computation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 10, pp. 2248-2259, Oct. 2005.
9. C. W. Farrow, "A continuously variable digital delay element," in Proc. Int. Symp. Circuits Syst., May 1988, pp. 2641-2645.
10. J.-P. Thiran, "Recursive digital filters with maximally flat group delay," IEEE Trans. Circuit Theory, vol. CT-18, no. 6, pp. 659-664, Nov. 1971.
11. G. S. Liu and C. H. Wei, "Programmable fractional sample delay filter with Lagrange interpolation," Electron. Lett., vol. 26, no. 19, pp. 1608-1610, Sep. 13, 1990.