Improved-quality real-time stereo vision processor

Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems

Volumn , Issue , 2009, Pages 287-292

  Han, Sang Kyo ^a   Woo, Seong Hoon ^b   Jeong, Mun Ho ^b   You, Bum Jae ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b Korea Institute of Science and Technology   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; IMAGE CODING; INTEGRATED CIRCUITS; SPECIAL EFFECTS;

BILATERAL FILTERING; CLOCK FREQUENCIES; CONSISTENCY CHECKS; CONTROLLABLE QUALITIES; DEPTH MAPS; DISPARITY LEVELS; IMAGE RECTIFICATIONS; IMAGE SIZES; POST-PROCESSING; QUALITY EVALUATIONS; REAL ENVIRONMENTS; REAL-TIME PERFORMANCE; REAL-TIME REQUIREMENTS; REAL-TIME STEREOS; SILICON CHIPS; SPECIAL FUNCTIONS; STANDARD CMOS TECHNOLOGIES; STEREO VISION SYSTEMS; SUB-PIXEL DISPARITIES; TEST INPUTS; VISION PROCESSORS;

STEREO VISION;

EID: 63149117434     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI.Design.2009.89     Document Type: Conference Paper

References (16)

1. M. Kuhn et al., "Efficient ASIC Implementation of a Real-time Depth Mapping Stereo Vision System", Circuits and Systems, Proceedings of the 46th IEEE International Midwest Symposium on Volume 3, 27-30 Dec. 2003 Page(s):1478-1481.
2. S. Park and H. Jeong, "Real-time Stereo Vision FPGA Chip with Low Error Rate", Multimedia and Ubiquitous Engineering, International Conference on, 26-28 April 2007 Page(s):751-756.
3. Divyang K. Masrani and W. James MacLean, "A Real-Time Large Disparity Range Stereo System using FPGAs", Computer Vision Systems, IEEE International Conference on, Publication Date: 04-07 Jan. 2006 page(s): 13-13.
4. M. Hariyama et al., "FPGA implementation of a stereo matching processor based on window-parallel-and-pixel-parallel architecture", IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Volume E88-A, Issue 12, Dec 2005, Page(s):3516-3522.
5. A. Darabiha, J. Rose and W.J. MacLean, "Video-Rate Stereo Depth Measurement on Programmable Hardware", Computer Vision and Pattern Recognition, IEEE Computer Society Conference on, Volume 1, 18-20 June 2003 Page(s):I-203-I-210.
6. J. Woodfill and B.V. Herzen, "Real-Time Stereo Vision on the PARTS Reconfigurable Computer", Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, Page(s):201, 1997.
7. P.J.Burt, "A pyramid-based front-end processor for dynamic vision applications", Proceedings of the IEEE, July 2002, Volume: 90, Page(s): 1188-1200.
8. Sang-Kyo Han et al., "Architecture and Implementation of Real-Time Stereo Vision with Bilateral Background Subtraction", Lecture Notes in Computer Science, 2007, Volume: 4681, Page(s): 906-912.
9. H.-H.P. Wu et al., "Projective rectification based on relative modification and size extension for stereo image pairs", IEE Proc. Image Signal Processing, Oct 2005, Volume: 152, Page(s):623-633.
10. C. Tomasi and R. Manduchi, "Bilateral filtering for gray and color images", in Proc. IEEE Intl. Conf. Computer Vision, 1998, pp. 839-846.
11. Adnan Ansar, Andres Castano and Larry Matthies, "Enhanced Real-time Stereo Using Bilateral Filtering", in Proc. Intl. Symp. on 3D Data Processing, Visualization, and Transmission, 2004, Page(s):455-462.
12. Masanori Hariyama et al., "1000 frame-sec Stereo Matching VLSI Processor with Adaptive Window-Size Control", Solid-State Circuits Conference, 2006. ASSCC 2006. IEEE Asian, Page(s):123-126.
13. Masanori Hariyama et al., "VLSI processor for reliable stereo matching based on window-parallel logic-in-memory architecture", VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on, Page(s):166-169.
14. Divyang K. Masrani and W. Janes MacLean, "A Real-Time Large Disparity Range Stereo-System using FPGAs", Computer Vision Systems, 2006 ICVS '06. IEEE International Conference on, Page(s): 13-13.
15. Javier Diaz et al., "High Performance Stereo Computation Architecture", Field Programmable Logic and Applications, 2005. International Conference on, 2005, Page(s): 463-468.
16. Heiko Hirschmuller, "Improvements in Real-time Correlation-Based Stereo Vision", Proceedings of the IEEE Workshop on Stereo and Multi-Baseline Vision (SMBV'01). Page(s): 141.