SCOPUS 정보 검색 플랫폼

IECON Proceedings (Industrial Electronics Conference)

Volumn , Issue , 2008, Pages 2483-2488

Remote HW-SW reconfigurable wireless sensor nodes

(5) Krasteva, Y E a Portilla, J a Carnicer, J M a De La Torre, E a Riesgo, T a

a UNIVERSIDAD POLITÉCNICA DE MADRID (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK SYNTHESIS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUSTRIAL ELECTRONICS; INDUSTRIAL RESEARCH; SENSOR NODES; SENSORS; TELECOMMUNICATION EQUIPMENT;

PERFORMANCE IMPROVEMENTS; POWER CONSUMING; POWER CONSUMPTION; PROCESSING SYSTEMS; RE-CONFIGURABLE; RECONFIGURABLE DEVICES; RECONFIGURABLE PLATFORMS; RECONFIGURATION PROCESS; RESEARCH GROUPS; WIRELESS SENSOR NODES;

WIRELESS SENSOR NETWORKS;

EID: 63149101531 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/IECON.2008.4758346 Document Type: Conference Paper

Times cited : (28)

References (16)

1
- 85017587998
- Analysis of Deployment Methodologies for Wireless Sensor Networks, FP6-2005-IST-034642 European Project, Deliverable 8.
- Analysis of Deployment Methodologies for Wireless Sensor Networks, FP6-2005-IST-034642 European Project, Deliverable 8.

2
- 34247329836
- A 15×15, 1 μA, Reliable Sensor-Net Module: Enabling Application-Specific Nodes
- April
- th IEEE/ACM International Conference on Information Processing in Sensor Networks (IPSN'06), April 2006, pp. 383-390.
- (2006) th IEEE/ACM International Conference on Information Processing in Sensor Networks (IPSN'06) , pp. 383-390
- Yamshita, S.¹ Shimura, T.² Aiki, K.³ Ara, K.⁴ Ogata, Y.⁵ Shimokawa, I.⁶ Tanaka, T.⁷ Kuriyama, H.⁸ Shimada, K.⁹ Yano, K.¹⁰

3
- 33646918131
- Telos: Enabling Ultra-Low Power Wireless Research
- April
- th IEEE/ACM International Conference on Information Processing in Sensor Networks (IPSN'05), April 2006, pp. 364-369.
- (2006) th IEEE/ACM International Conference on Information Processing in Sensor Networks (IPSN'05) , pp. 364-369
- Polastre, J.¹ Szewczyk, S.² Culler, D.³

4
- 33845583096
- Design Concepts for a Dinamically Reconfigurable Wireless Sensor Node
- Jun
- st NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06), pp. 436-441, Jun 2006.
- (2006) st NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) , pp. 436-441
- Hinkelmann, H.¹ Zipf, P.² Glesner, M.³

5
- 38549119863
- Reconfiguration Strategies for Environmentally Powered Devices: Theoretical Analysis and Experimental Validation, in Transactions onHiPEAC I
- A. E. Susu, M. Magno, A. Acquaviva, D. Atienza, "Reconfiguration Strategies for Environmentally Powered Devices: Theoretical Analysis and Experimental Validation", in Transactions onHiPEAC I, LNCS 4050, pp. 341-360, 2007.
- (2007) LNCS , vol.4050 , pp. 341-360
- Susu, A.E.¹ Magno, M.² Acquaviva, A.³ Atienza, D.⁴

6
- 85017596325
- http://www.actel.com/products/IGLOO/default.aspx

7
- 33645971046
- A Modular Architecture for Nodes in Wireless Sensor Networks
- March
- J. Portilla, A. de Castro, E. de la Torre, T. Riesgo, "A Modular Architecture for Nodes in Wireless Sensor Networks", Journal of Universal Computer Science (JUCS), vol. 12, no 3, March 2006, pp. 328-339.
- (2006) Journal of Universal Computer Science (JUCS) , vol.12 , Issue.3 , pp. 328-339
- Portilla, J.¹ de Castro, A.² de la Torre, E.³ Riesgo, T.⁴

8
- 85017655902
- Dallas
- "DS1WM, Synthesizable Verilog 1-Wire Bus Master", Dallas - Maxim, http://www.maxim-ic.com/.
- DS1WM, Synthesizable Verilog 1-Wire Bus Master

9
- 47349086146
- A Hardware Library for Sensors/Actuators Interfaces in Sensor Networks
- Nice, France, Dec
- th IEEE International Conference on Circuits and Systems, Nice, France, Dec. 2006.
- (2006) th IEEE International Conference on Circuits and Systems
- Portilla, J.¹ Buron, J.L.² de Castro, A.³ Riesgo, T.⁴

10
- 48149089798
- Implementation of a Virtual Internal Configuration Access Port (JCAP) for enabling Partial Self-Reconfiguration on Xilinx Spartan-III FPGAs
- Amsterdam, Netherland, August
- th IEEE international conference on Field Programmable Logic (FPL07), Amsterdam, Netherland, August 2007.
- (2007) th IEEE international conference on Field Programmable Logic (FPL07)
- Paulsson, K.¹ Hubner, M.² Auer, G.³ Dreschmann, M.⁴ Chen, L.⁵ Becker, J.⁶

11
- 85017635109
- Brendan Bridgford and Justin Cammon, SVF and XSVF File Formats for Xilinx Devices, XAPP 503, Xilinx, 2007.
- Brendan Bridgford and Justin Cammon, "SVF and XSVF File Formats for Xilinx Devices", XAPP 503, Xilinx, 2007.

12
- 63149188920
- October
- "XAPP 058 (v. 4.0): Xilinx In System Programming Using an Embedded Microcontroller", October 2007.
- (2007) XAPP 058 (v. 4.0): Xilinx In System Programming Using an Embedded Microcontroller

13
- 63149107897
- Virtual Architectures for Partial Runtime Reconfigurable Systems. Application to Network on Chip based SoC Emulation
- Nov
- Yana E. Krasteva, Eduardo de la Torre, Teresa Riesgo, "Virtual Architectures for Partial Runtime Reconfigurable Systems. Application to Network on Chip based SoC Emulation", to be published in Proc. of the The 34th Annual Conference of the IEEE Industrial Electronics Society (IECON 08), Nov. 2008
- (2008) to be published in Proc. of the The 34th Annual Conference of the IEEE Industrial Electronics Society (IECON 08)
- Krasteva, Y.E.¹ Eduardo de la Torre, T.R.²

14
- 63149120883
- XAPP 290 (vl. 0): Two Flows for Partial Reconfigurtion: Module Based or Small Bit Manipulation
- Davin Lim, Mike Peattie, "XAPP 290 (vl. 0): Two Flows for Partial Reconfigurtion: Module Based or Small Bit Manipulation", XAPP 290,Xilinx, 2004.
- (2004) XAPP 290,Xilinx
- Lim, D.¹ Peattie, M.²

15
- 63149120231
- Partial Reconfiguration Software User's Guide
- "Partial Reconfiguration Software User's Guide", Xilinx, 2006.
- (2006) Xilinx

16
- 85017654445
- http://www.gainspan.com/.

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.