![]() |
Volumn , Issue , 2008, Pages 337-340
|
A scalable FPGA architecture for non-linear SVM training
|
Author keywords
[No Author keywords available]
|
Indexed keywords
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
CLASSIFICATION TASKS;
EXPENSIVE PARTS;
FPGA ARCHITECTURES;
GEOMETRIC APPROACHES;
KERNEL FUNCTIONS;
LARGE-SCALE PROBLEMS;
NON-LINEAR;
SOFTWARE IMPLEMENTATIONS;
SPEED-UP FACTORS;
SUPERVISED LEARNING METHODS;
SUPPORT VECTORS;
THREE ORDERS OF MAGNITUDES;
TIME-CONSUMING TASKS;
SUPPORT VECTOR MACHINES;
|
EID: 63049099725
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/FPT.2008.4762412 Document Type: Conference Paper |
Times cited : (34)
|
References (7)
|