Evaluating FPGAs for floating-point performance

Proceedings - 2nd International Workshop on High-Performance Reconfigurable Computing Technology and Applications, HPRCTA 2008 - Held in Conjunction with SC08

Volumn , Issue , 2008, Pages

  Strenski, Dave ^a   Simkins, Jim ^b   Walke, Richard ^b   Wittig, Ralph ^b  

^a CRAY INC   (United States)

^b XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN POINTS; EMBEDDED PROCESSING; FIELD-PROGRAMMABLE GATE ARRAYS; FLOATING-POINT CALCULATIONS; OPTIMAL DESIGNS; PEAK PERFORMANCE; WORD LENGTHS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; APPLICATIONS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUITS;

MICROPROCESSOR CHIPS;

EID: 62949245114     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPRCTA.2008.4745680     Document Type: Conference Paper

References (14)

1. "FPGA Floating Point Performance - a pencil and paper evaluation", Dave Strenski, HPCwire, January 2007. http://www.hpcwire.com/ hpc/1195762.html
2. "Designing and Using FPGAs for Double-Precision Floating Point Math", Altera whitepaper, August 2007. http://www.altera.com/literature/wp/ wp-01028.pdf
3. "Virtex-5 Family Overview", Xilinx document, DS100 (v4.0) March 31, 2008. http://www.xilinx.com/support/documentation/data-sheets/ds 100.pdf
4. "The Ultimate System Integration Platform", Xilinx Virtex-5 update, http://www.xilinx.com/publications/prod-mktg/pn0010938- 4.pdf
5. "Xilinx Logicore Floating-Point Operator v3.0", Xilinx document, DS335 September 28, 2006. http://www.xilinx.com/bvdocs/ipcenter/data- sheet/floating-point-ds335.pdf
6. "DRC Reconfigurable Processor Unit - RPU110 Family", datasheet, DRC Computer, November 2007. http://drccomputer.com/pdfs/DRC-RPU110-fall07.pdf
7. "Computational Bottlenecks and Hardware Decisions for FPGAs", Dave Strenski, FPGA and Structured ASIC Journal, November 2006, http://www.fpgajournal.com/articles-2006/pdf/20061114-cra y.pdf
8. "Product Brief: Quad-Core AMD Opteron™ Processor", AMD, 2008, http://www.amd.com/usen/ Processors/ProductInformation/0.30-118-8796- 15223,00.html
9. "Exploiting Single Precision Arithmetic and Achieving Full Precision Accuracy", University of Tennessee Innovative Computing Laboratory, http://icl.cs.utk.edu/iter-ref/
10. "When FPGAs are better at floating-point than microprocessors", Florent de Dinechin, Jeremie Detrey, Octavian Cret, Radu Tudoran, International Symposium on Field Programmable Gate Arrays, 2008, http://jeremie.detrey.free. fr/publications/DinDetCre-fpga-20 08-pre.pdf
11. "Evaluation of Running FFTs on the Cray XD1 with Attached FPGAs", Dave Strenski, Michael Babst, Roderick Swift, Cray User Group (CUG) meeting 2005. http://www.dsplogic.com/pdfs/CUG2005-FFT.pdf
12. "Least-squares fit of genomic data by sums of epistatic effects", Philip Hanlon, William Andrew Lorenz, Dave Strenski, Journal of Parallel and Distributed Computing, July 2003.
13. "Twenty-Six Moves Suffice for Rubik's Cube", Daniel Kunkle, Gene Cooperman, Proc. of International Symposium on Symbolic and Algebraic Computation (ISSAC '07), ACM Press, 2007, 235--242. http://www.ccs.neu.edu/home/ kunkle/docs/rubiks26.pdf
14. "Performance Evaluation of FPGA-Based Biological Applications", Olaf Storaasli, Weikuan Yu, Dave Strenski, Jim Maltby, July 2007. http://ft.ornl.gov/-olaf/pubs/CUG07Olaf17M07.pdf