Low-cost 14-bit current-steering DAC with a randomized thermometer-coding method

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 56, Issue 2, 2009, Pages 137-141

  Lee, Da Huei ^a   Kuo, Tai Haur ^a   Wen, Kow Liang ^b  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^b DeAmmonification Research Institute Co   (Taiwan)

Author keywords

Current steering; Digital to analog converters (DACs); Dynamic element matching (DEM)

Indexed keywords

COSTS; SURVEYING; THERMOMETERS;

CURRENT STEERING; CURRENT STEERING DAC; CURRENT STEERING DIGITAL-TO-ANALOG CONVERTERS; DYNAMIC ELEMENT MATCHING; DYNAMIC ELEMENT MATCHING METHODS (DEM); ELEMENT SELECTION; SPURIOUS FREE DYNAMIC RANGE; SWITCHING ACTIVITIES;

DIGITAL TO ANALOG CONVERSION;

EID: 62849105799     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2008.2011606     Document Type: Article

References (17)

1. T. H. Kuo, K. D. Chen, and H. R. Yeng, "A wideband CMOS sigma-delta modulator with incremental data weighted averaging," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 11-17, Jan. 2002.
2. K. D. Chen and T. H. Kuo, "An improved technique for reducing baseband tones in sigma-delta modulators employing data weighted averaging algorithm without adding dither," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 1, pp. 63-68, Jan. 1999.
3. D. H. Lee and T. H. Kuo, "Advancing data weighted averaging technique for multi-bit sigma-delta modulators," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 10, pp. 838-842, Nov. 2007.
4. N rotated walk switching scheme," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 11, pp. 1264-1268, Nov. 2006.
5. T. Shui, R. Schreier, and F. Hudson, "Mismatch shaping for a current-mode multibit delta-sigma DAC," IEEE J. Solid-State Circuits vol. 34, no. 3, pp. 331-338, Mar. 1999.
6. I. Galton and P. Carbone, "A rigorous error analysis of D/A conversion with dynamic element matching," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 12, pp. 763-772, Dec. 1995.
7. V. Ferragina, A. Fornasari, U. Gatti, P. Malcovati, F. Maloberti, and L. Monfasani, "Use of dynamic element matching in a multi-path sigma-delta modulator," in Proc. IEEE ISCAS, May 2004, pp. I-649-I-652.
8. A. Van den Bosch, M. Steyaert, and W. Sansen, "An accurate statistical yield model for CMOS current-steering D/A converters," in Proc. IEEE Int. Symp. Circuits Syst., 2000, pp. 105-108.
9. M. Pelgron, A. Duinmaijer, and V. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
10. Spectrum Analyzer R & S FSU Data Sheet. Munich, Germany: Rohde & Schwarz.
11. T. Chen and G. G. E. Gielen, "A 14-bit 200-MHz current-steering DAC with switching-sequence post-adjustment calibration," IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2386-2394, Nov. 2007.
12. K. L. Chan, J. Zhu, and I. Galton, "A 150 MS/s 14-bit segmented DEM DAC with greater than 83 dB of SFDR across the Nyquist band," in Proc. Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, pp. 200-201.
13. H.-H. Chen, J. Lee, J. Weiner, Y.-K. Chen, and J.-T. Chen, "A 14-bit 150 MS/s CMOS DAC with digital background calibration," in Proc. Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2006, pp. 51-52.
14. Q. Huang, P. A. Francese, C. Martelli, and J. Nielsen, "A 200 MS/s 14 b 97 mW DAC in 0.18 μm CMOS," in Proc. IEEE ISSCC Dig. Tech. Papers 2004, pp. 364-532.
15. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 14-bit digital-to-analog converter in logic CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 734-740, May 2003.
16. 2," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1064-1072, Jul. 2004.
17. A. Van den Bosch, M. Borremans, M. Steyaert, and W. Sansen, "A 12 b 500 MSample/s current-steering CMOS D/A converter," in Proc. IEEE ISSCC Dig. Tech. Papers, 2001, pp. 366-367.