Low-sensitivity, low-bounce, high-linearity current-controlled oscillator suitable for single-supply mixed-mode instrumentation system

IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control

Volumn 56, Issue 2, 2009, Pages 254-262

  Hwang, Yuh Shyan ^a   Kung, Che Min ^a   Lin, Ho Cheng ^a   Chen, Jiann Jong ^a  

^a NATIONAL TAIPEI UNIVERSITY OF TECHNOLOGY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER DISTRIBUTION; ELECTRIC POWER TRANSMISSION NETWORKS; ELECTRIC POWER UTILIZATION; INSTRUMENT COMPONENTS;

CONVENTIONAL CURRENTS; CONVERSION RATIOS; CURRENT-CONTROLLED OSCILLATORS; GROUND BOUNCES; INSTRUMENTATION SYSTEMS; LOW VOLTAGES; MIXED MODES; PARASITIC INDUCTANCES; POWER LINES; POWER-SUPPLY NOISE; POWER-SUPPLY VOLTAGES; SUPPLY VOLTAGES;

LINEARIZATION;

EID: 62449151053     PISSN: 08853010     EISSN: None     Source Type: Journal    
DOI: 10.1109/TUFFC.2009.1034     Document Type: Article

References (22)

1. A . Kabbani and A. J. Al-Khalili, "Estimation of ground bounce effects on CMOS circuits," IEEE Trans. Compon. Packag. Technol., vol. 22, no. 2, pp. 316-325, Jun. 1999.
2. M. Xu, D. K. Su, D. K. Shaeffer, T. H. Lee, and B. A. Wooley, "Measuring and modeling the effects of substrate noise on the LNA for a CMOS GPS receiver," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 473-485, Mar. 2001.
3. M. Badaroglu, P. Wambacq, G. V. der Plas, S. Donnay, G. G. E. Gielen, and H. J. De Man, "Digital ground bounce reduction by supply current shaping and clock frequency modulation," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 1, pp. 65-76, Jan. 2005.
4. A . Vittal, H. Ha, F. Brewer, and M. Marek-Sadowska, "Clock skew optimization for ground bounce control," in ACM/IEEE Int. Conf. Computer-Aided Design, Nov. 1996, pp. 395-399.
5. M. Badaroglu, P. Wambacq, G. Van der Plas, S. Donnay, G. Gielen, and H. De Man, "Digital ground bounce reduction by phase modulation of the clock," in IEEE Design, Automation and Test Europe Conf. Exhibition, Feb. 2004, vol. 1, pp. 88-93.
6. M. Badaroglu, P. Wambacq, G. Van der Plas, L. Balasubramanian, K. Tiri, I. Verbauwhede, S. Donnay, G. Gielen, and H. De Man, "Digital circuit capacitance and switching analysis for ground bounce in ICs with a high-ohmic substrate," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1119-1130, Jul. 2004.
7. H. Djahanshahi and C. A. T. Salama, "A two-stage differential CCO implementation in submicron CMOS," in IEEE Midwest Symp. Circuits and Systems, Aug. 2000, pp. 294-297.
8. Y . Wu, M. Ismail, and H. Olsson, "CMOS VHF/RF CCO based on active inductors," Electron. Lett., vol. 37, no. 8, pp. 472-473, Apr. 2001.
9. A . M. Sodagar, S. M. Fakhraie, and K. C. Smith, "A low-voltage current-controlled oscillator with low supply dependency," in Int. Conf. Microelectronics, Dec. 1998, pp. 282- 285.
10. Y . Boulghassoul, L. W. Massengill, A. L. Sternberg, and B. L. Bhuva,"Effects of technology scaling on the SET sensitivity of RF CMOS voltage-controlled oscillators," IEEE Trans. Nucl. Sci., vol. 52, no. 6, Part 1, pp. 2426-2432, Dec. 2005.
11. G. Xu, G. Miao, and P. Tang, "Improvement and synthesis techniques for low-noise current steering logic (CSL)," in Int. Conf. Solid- State and Integrated Circuit Technology, Oct 1995, pp. 634-636.
12. H.-T. Ng, R. H. Zele, and D. J. Allstot, "CMOS current steering logic for low-power mixed-signal systems, in IEEE Symp. Low Power Electronics, Oct 1994, pp. 14-15.
13. E. F. M. Albuquerque and M. M. Silva, "A comparison by simulation and by measurement of the substrate noise generated by CMOS, CSL, and CBL digital circuits," IEEE Trans. Circuits Syst., vol. 52, no. 4, pp. 734-741, Apr. 2005.
14. D . J. Allstot, S. Kiaei, and R. H. Zele, "Analog logic techniques steer around the noise," IEEE Circuits Devices Mag., vol. 9, no. 5, pp. 18-21, Sep. 1993.
15. T. Lehmann, "Using current steering logic in mixed analogue-digital circuits," Electron. Lett., vol. 34, no. 17, pp. 1660-1661, Aug. 1998.
16. E. Albuquerque, J. Fernandes, and M. Silva, "NMOS currentbalanced logic," Electron. Lett., vol. 32, no. 11, pp. 997-998, May 1996.
17. D .-Y. Jeong, S.-H. Chai, W.-C. Song, and G.-H. Cho, "CMOS current- controlled oscillators using multiple-feedback-loop ring architectures," in IEEE Int. Solid-State Circuits Conf., Feb. 1997, pp. 386-387.
18. F. Sthal, S. Galliou, N. Gufflet, and M. Mourey, "Predicting phase noise in crystal oscillators," IEEE Trans. Ultrason. Ferroelectr. Freq. Control, vol. 52, no. 1, pp. 27-30, Jan. 2005.
19. H. Tian, J. Ogi, T. Tada, and M. Hirao, "A freestanding oscillator for resonant-ultrasound microscopy," IEEE Trans. Ultrason. Ferroelectr. Freq. Control, vol. 55, no. 2, pp. 499-502, Feb. 2008.
20. M. H. Kazemeini, M. J. Deen, and S. Naseh, "Phase noise in a backgate biased low-voltage VCO," in IEEE Int. Symp. Circuits and Systems, May 2003, pp. I-701-I-704.
21. U. L. Rohde and A. K. Poddar, "Technological scaling and minimization of 1/f noise in SiGe HBTs coupled mode N-push oscillators/ VCOs," in IEEE Asia-Pacific Microwave Conf., Dec. 2006, pp. 623-626.
22. U. L. Rohde and A. K. Poddar, The Design of Modern Microwave Oscillators for Wireless Applications, Theory and Optimizations, John Wiley & Sons, 2005.