-
1
-
-
62349087107
-
-
Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC), Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, JVT-G050r1, Fairfax, VA, 2003.
-
"Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC)," Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, JVT-G050r1, Fairfax, VA, 2003.
-
-
-
-
2
-
-
0036451518
-
Performance comparison of video coding standards using Lagrangian coder control
-
A. Joch, et al, "Performance comparison of video coding standards using Lagrangian coder control," in Proc. IEEE Int. Conf. on Image Processing, 2002, pp. 501-504.
-
(2002)
Proc. IEEE Int. Conf. on Image Processing
, pp. 501-504
-
-
Joch, A.1
-
3
-
-
0042631515
-
Overview of the H.264/AVC Video Coding Standard
-
T. Wiegand, G. Sullivan, G. Bjontegaard, and A. Luthra, "Overview of the H.264/AVC Video Coding Standard," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no.7, 2003, pp. 560-576.
-
(2003)
IEEE Trans. Circuits Syst. Video Technol
, vol.13
, Issue.7
, pp. 560-576
-
-
Wiegand, T.1
Sullivan, G.2
Bjontegaard, G.3
Luthra, A.4
-
4
-
-
13344261654
-
Context-Adaptive VLC(CVLC) Coding of Coefficients
-
Doc. JVT C028r1.doc, May
-
G. Bjøntegaard and K. Lillevold, "Context-Adaptive VLC(CVLC) Coding of Coefficients," Doc. JVT C028r1.doc, May 2002.
-
(2002)
-
-
Bjøntegaard, G.1
Lillevold, K.2
-
5
-
-
33748629542
-
A simple and cost effective video encoder with memory reducing CAVLC
-
May
-
Y. K. Lai, C. C. Chou, and Y. C. Chung, "A simple and cost effective video encoder with memory reducing CAVLC," in IEEE Int. Sym. On Circuits and Systems (ISCAS), May 2005, vol. 1, pp. 43-435.
-
(2005)
IEEE Int. Sym. On Circuits and Systems (ISCAS)
, vol.1
, pp. 43-435
-
-
Lai, Y.K.1
Chou, C.C.2
Chung, Y.C.3
-
6
-
-
34547265711
-
A high performance CAVLC encoder design for MPEG-4 AVC/H.264 video coding applications
-
May
-
C. D. Chien, et al, "A high performance CAVLC encoder design for MPEG-4 AVC/H.264 video coding applications," in IEEE Int. Sym. On Circuits and Systems (ISCAS, May 2006, pp. 3838-3841.
-
(2006)
IEEE Int. Sym. On Circuits and Systems (ISCAS
, pp. 3838-3841
-
-
Chien, C.D.1
-
7
-
-
36249001186
-
CAVLC Encoder Design for Real-Time Mobile Video Applications
-
Oct
-
Rahman, C.A. Badawy, W.B., "CAVLC Encoder Design for Real-Time Mobile Video Applications", in IEEE Transactions on Circuits and Systems II: Express Briefs, Oct. 2007, vol.64 pp. 873-877.
-
(2007)
IEEE Transactions on Circuits and Systems II: Express Briefs
, vol.64
, pp. 873-877
-
-
Rahman, C.A.1
Badawy, W.B.2
-
8
-
-
0037969181
-
A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network
-
Feb
-
M. Taylor et al., "A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network," in IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2003, pp. 170-171.
-
(2003)
IEEE International Solid-State Circuits Conference (ISSCC)
, pp. 170-171
-
-
Taylor, M.1
-
9
-
-
27344435504
-
The design and implementation of a first-generation CELL processor
-
Feb
-
D. Pham et al., "The design and implementation of a first-generation CELL processor," in IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2005, pp. 184-185.
-
(2005)
IEEE International Solid-State Circuits Conference (ISSCC)
, pp. 184-185
-
-
Pham, D.1
-
10
-
-
0037969184
-
A wire-delay scalable microprocessor architecture for high performance systems
-
Feb
-
S. Keckler et al., "A wire-delay scalable microprocessor architecture for high performance systems," in IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2003, pp. 168-169.
-
(2003)
IEEE International Solid-State Circuits Conference (ISSCC)
, pp. 168-169
-
-
Keckler, S.1
-
11
-
-
51949114723
-
A 167-processor 65 nm Computational Platform with Per-Processor Dynamic Supply Voltage and Dynamic Clock Frequency Scaling
-
June
-
Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Toney Jacobson, Gouri Landge, Michael Meeuwsen, Christine Watnik, Paul Mejia, Anh Tran, Jeremy Webb, Eric Work, Zhibin Xiao, Bevan Baas, "A 167-processor 65 nm Computational Platform with Per-Processor Dynamic Supply Voltage and Dynamic Clock Frequency Scaling," Symposium on VLSI Circuits, June 2008.
-
(2008)
Symposium on VLSI Circuits
-
-
Truong, D.1
Cheng, W.2
Mohsenin, T.3
Yu, Z.4
Jacobson, T.5
Landge, G.6
Meeuwsen, M.7
Watnik, C.8
Mejia, P.9
Tran, A.10
Webb, J.11
Work, E.12
Xiao, Z.13
Baas, B.14
-
12
-
-
62349100280
-
-
JVT H.264/AVC Reference Software Version JM 12.4, http://iphome.hhi.de/ suehring/tml/
-
JVT H.264/AVC Reference Software Version JM 12.4, http://iphome.hhi.de/ suehring/tml/
-
-
-
-
13
-
-
33646346832
-
The Microarchitecture of the Intel Pentium 4 Processor on 90nm Technology
-
Feb
-
Darrell Boggs, et al, "The Microarchitecture of the Intel Pentium 4 Processor on 90nm Technology," in Intel Technology Journal, Feb. 2004.
-
(2004)
Intel Technology Journal
-
-
Boggs, D.1
-
14
-
-
0344272196
-
Fast motion estimation with modified diamond search for variable motion block sizes
-
Sept
-
W.I.Choi, et al, "Fast motion estimation with modified diamond search for variable motion block sizes," in IEEE Trans. on Image Processing, Sept. 2003, vol.3, pp.371-374.
-
(2003)
IEEE Trans. on Image Processing
, vol.3
, pp. 371-374
-
-
Choi, W.I.1
-
15
-
-
0036858553
-
A 600-MHz VLSI DSP
-
Nov
-
Sanjive Agarwala,et al, "A 600-MHz VLSI DSP," in IEEE Journal of Solid-State Circuits, vol.37, no.11, pp.1532-1544, Nov. 2002.
-
(2002)
IEEE Journal of Solid-State Circuits
, vol.37
, Issue.11
, pp. 1532-1544
-
-
Agarwala, S.1
-
17
-
-
44149105020
-
Optimization and Implementation of H.264 Encoder on DSP Platform
-
July
-
Li Zhuo, Qiang Wang, Feng, D.D., Lansun Shen, "Optimization and Implementation of H.264 Encoder on DSP Platform," in IEEE Int. Conf. on Multimedia and Expo (ICME), July 2007, pp. 232-235.
-
(2007)
IEEE Int. Conf. on Multimedia and Expo (ICME)
, pp. 232-235
-
-
Li, Z.1
Feng, Q.D.D.2
Shen, L.3
-
18
-
-
33748574613
-
Real time H.264 video encoder implementation on a programmable DSP processor for videophone applications
-
Jan
-
Kant S. et al, "Real time H.264 video encoder implementation on a programmable DSP processor for videophone applications", in Int. Conf. on Consumer Electronics (ICCE), Jan., 2006, pp. 93-94.
-
(2006)
Int. Conf. on Consumer Electronics (ICCE)
, pp. 93-94
-
-
Kant, S.1
|