Analysis and enhancement of random number generator in FPGA based on oscillator rings

Proceedings - 2008 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2008

Volumn , Issue , 2008, Pages 385-390

  Wold, Knut ^a   Tan, Chik How ^a  

^a NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

100 MBPS; ALTERA CYCLONES; CRYPTOGRAPHIC SYSTEMS; LOGIC ELEMENTS; POST-PROCESSING; RANDOM NUMBER GENERATORS;

DECODING; NUMBER THEORY; RANDOM NUMBER GENERATION; STATISTICAL TESTS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 62349084575     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ReConFig.2008.17     Document Type: Conference Paper

References (14)

1. Altera Corporation, "Cyclone II Device Handbook," June 2006, Available at: http://www.altera.com.
2. M. Bucci and R. Luzzi, "Design of Testable Random Bit Generators", Cryptographic Hardware and Embedded Systems - CHES 2005, Lecture Notes in Computer Science, vol. 3659, pp. 147-156, Springer-Verlag, 2005.
3. R. Davies, "Exclusive Or (XOR) and Hardware Random Number Generators", Feb 28, 2002, Available at: http://www.robertnz.net.
4. M. Dichtl and J. Dj. Golić, "High-Speed True Random Number Generation with Logic Gates Only", Cryptographic Hardware and Embedded Systems - CHES 2007, Lecture Notes in Computer Science, vol. 4727, pp. 45-62, Springer-Verlag, 2007.
5. V. Fisher and M. Drutarovský, "True Random Number Generator Embedded in Reconflgurable Hardware", Cryptographic Hardware and Embedded Systems - CHES 2002, Lecture Notes in Computer Science, vol. 2523, pp. 415-430, Springer-Verlag, 2003.
6. J. Dj. Golić, "New Methods for Digital Generation and Postprocessing of Random Data" IEEE Transactions on Computers, vol. 55, no. 10, pp. 1217-1229, 2006.
7. B. Jun and P. Kocher, "The Intel Random Number Generator", White paper prepared for Intel Corporation, Apr. 1999.
8. P. Kohlbrenner and K. Gaj, "An embedded true random number generator for FPGAs," FPGA 2004, pp. 71-78, ACM, 2004.
9. G. Marsaglia, "DIEHARD: A Battery of Tests of Randomness", 1996, Available at: http://stat.fsu.edu/pub/diehard/.
10. NIST Special Publication 800-22, "A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications," Oct. 2000.
11. D. Schellenkens, B. Pernell and I. Verbauwhede, "FPGA Vendor Agnostic True Random Number Generator," Field Programmable Logic and Applications - FPL'06, pp. 1-6, IEEE, 2006.
12. B. Sunar, W. J. Martin and D. R. Stinson, "A Provably Secure True Random Number Generator with Built-in Tolerance to Active Attacks", IEEE Transactions on Computers, vol. 56, no. 1, pp. 109-119, 2007.
13. Tektronix Inc, "A Guide to Understanding and Characterizing Timing jitter", 2003, Available at: http://www.tektronix.com/jitter/.
14. T. E. Tkacik, "A Hardware Random Number Generator", Cryptographic Hardware and Embedded Systems - CHES 2002, Lecture Notes in Computer Science, vol. 2523, pp. 450-453, Springer-Verlag, 2003.