An active compensator scheme for dynamic voltage scaling of voltage regulators

IEEE Transactions on Power Electronics

Volumn 24, Issue 1, 2009, Pages 307-311

  Xiao, Shangyang ^a   Qiu, Weihong ^a   Miller, Greg ^a   Wu, Thomas X ^b   Batarseh, Issa ^b  

^a INTERSIL CORPORATION   (United States)

^b UNIVERSITY OF CENTRAL FLORIDA   (United States)

Author keywords

DC DC; Dynamic voltage identification (VID); Dynamic voltage scaling; Voltage regulator (VR)

Indexed keywords

CAPACITANCE; DC-DC CONVERTERS; ELECTRIC POTENTIAL; MICROPROCESSOR CHIPS; VOLTAGE CONTROL;

ACTIVE COMPENSATORS; COMPENSATION NETWORKS; DC-DC; DYNAMIC VOLTAGE IDENTIFICATION (VID); DYNAMIC VOLTAGE SCALING; INDUSTRY PRACTICES; MINIMUM DELAYS; OPERATIONAL MODES; OUTPUT VOLTAGES; PERFORMANCE REQUIREMENTS; POWER CONSUMPTION; POWER STAGES; SETTLING TIME; SMOOTH TRANSITIONS; STATIC AND DYNAMICS; SUPPLY VOLTAGES; VOLTAGE DEVIATIONS;

VOLTAGE STABILIZING CIRCUITS;

EID: 61649098611     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2008.2005773     Document Type: Article

References (17)

1. V. Von Kaenel, P. Macken, and M. G. R. Degrauwe, "A voltage reduction technique for battery-operated systems," IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1136-1140, Oct. 1990.
2. P. Macken, M. Degrauwe, M. Van Paemel, and H. Oguey, "A voltage reduction technique for digital systems," in IEEE 37th Int. Solid-State Circuits Conf., Tech. Dig., San Francisco, CA, Feb. 14-16, 1990, pp. 238-239.
3. L. S. Nielsen, C. Niessen, J. Sparso, and K. van Berkel, "Low-power operation using self-timed circuits and adaptive scaling of the supply voltage," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 2, no. 4, pp. 391-397, Dec. 1994.
4. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. 36th Annu. Symp. Found. Comput. Sci., Milwaukee, WI, Oct. 23-25, 1995, pp. 374-382.
5. B. Davari, R. H. Dennard, and G. G. Shahidi, "CMOS scaling for high performance and low power - the next ten years," Proc. IEEE, vol. 83, no. 4, pp. 595-606, Apr. 1995.
6. T. Kuroda, K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, T. Sakurai, and T. Furuyama, "Variable supply-voltage scheme for low-power high-speed CMOS digital design," IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 454-462, Mar. 1998.
7. T. D. Burd, T. A. Pering, A. J. Stratakos, and R.W. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000.
8. J. R. Lorch and A. J. Smith, "PACE: A new approach to dynamic voltage scaling," IEEE Trans. Comput., vol. 53, no. 7, pp. 856-869, Jul. 2004.
9. L. Yuan and G. Qu, "Analysis of energy reduction on dynamic voltage scaling-enabled systems," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 12, pp. 1827-1837, Dec. 2005.
10. B. H. Calhoun and A. P. Chandrakasan, "Ultra-dynamic voltage scaling (UDVS) using subthreshold operation and local voltage dithering," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 238-245, Jan. 2006.
11. J. Mao, C. G. Cassandras, and C. Zhao, "Optimal dynamic voltage scaling in energy-limited nonpreemptive systems with real-time constraints," IEEE Trans. Mobile Comput., vol. 6, no. 6, pp. 678-688, Jun. 2007.
12. Voltage Regulator-Down (VRD) 11.0 Processor Power Delivery Design Guidelines for Desktop LGA775 Socket Intel Corporation. (2006). WOnline]. Portland, OR. Available: http:/www.intel.com
13. G.-Y. Wei and M. Horowitz, "A fully digital, energy-efficient, adaptive power-supply regulator," IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 520-528, Apr. 1999.
14. O. Trescases and W. T. Ng, "Variable output, soft-switching dc/dc converter for VLSI dynamic voltage scaling power supply applications," in Proc. IEEE Power Electron. Spec. Conf., Jun. 20-25, 2004, vol. 6, pp. 4149-4155.
15. A. Soto, P. Alou, and J. A. Cobos, "Design methodology for dynamic voltage scaling in the buck converter," in Proc. IEEE Appl. Power Electron. Conf., Austin, TX, Mar. 6-10, 2005, vol. 1, pp. 263-269.
16. J. Song, G. Yoon, and C. Kim, "An efficient adaptive digital dc-dc converter with dual loop controls for fast dynamic voltage scaling," in Proc. IEEE Custom Integr. Circuits Conf. 2006, San Jose, CA, Sep. 10-13, pp. 253-256.
17. ISL6333: Three-Phase Buck PWM Controller with Integrated mosfet Drivers and Light Load Efficiency Enhancements for Intel VR11.1 Applications. Datasheet. Intersil Corporation. (2008). Online. Milpitas, CA. Available: http://www.intersil.com