Silicon RF Power Mosfets

Silicon Rf Power Mosfets

Volumn , Issue , 2005, Pages 1-303

  Jayant Baliga, B ^a  

^a NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 61549096755     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1142/5725     Document Type: Book

References (79)

1. O. Crockett, “America Zooms in on Camera Phones”, Business Week, pp. 44-45, December 22, 2003.
2. S. Baker, N. Gross, I. M. Kunii, and R. O. Crockett, “The Wireless Internet”, Business week, pp. 136-144, May 29, 2000.
3. B. J. Baliga, “How the Super-Transistor Works”, Scientific American Magazine, Special Issue Commemorating the 50th Anniversary of the Transistor Invention.
4. B. J. Baliga, “Vertical Field Effect Transistors having improved Breakdown Voltage Capability and Low On-state Resistance”, U. S. Patent #5,637,898, Issued June 10, 1997.
5. B. J. Baliga, “Power Semiconductor Devices having improved High Frequency Switching and Breakdown Characteristics”, U. S. Patent #5,998,833, Issued December 7, 1999.
6. A. R. Hambley, “Electrical Engineering, Section 12.2”, pp. 530-533, Second Edition, Prentice Hall, 2001.
7. S. M. Sze, “Semiconductor Devices - Physics and Technology”, Section 6.2, pp. 186-192, Second Edition, John Wiley, 1985-2002.
8. Y. Taur and T. K. Ning, “Fundamentals of Modern VLSI Devices”, Chpter 3, pp. 112-120, Cambridge University Press, 1988-2002.
9. B. J. Baliga, “MOSFET devices having Linear Transfer characteristics when operating in Velocity Saturation Mode and methods of forming the same”, U. S. Patent #6,545,316, Issued April 8, 2003.
10. B. J. Baliga, “Packaged Power Devices having Vertical Power MOSFETs therein that are Flip-Chip mounted to Slotted Gate Electrodes”, U. S. Patent #6,586,833, Issued July 1, 2003.
11. L. Harte, S. Kellog, R. Dreher, and T. Schaffnit, “The Comprehensive Guide to Wireless Technologies”, APDG Publishing, 2000.
12. S. Baker, N. Gross, and I. M. Kunii, “The Wireless Internet”, Business Week, May 29, 2000.
13. M. J. Riezenman, “Communications”, IEEE Spectrum, January 1998.
14. J. Korhonen, “Introduction to 3G Mobile Communications”, Artech House, 2001.
15. S. Lavey and A. M. Leibovitch, “World-wide Base Transceiver Station Semiconductor Forecast, 2002-2006”, IDC Report #28297, November 2002.
16. S. C. Cripps, “RF Power Amplifiers for Wireless Communications”, Artech House, 1999.
17. N. Pothecary, “Feedforward Linear Power Amplifiers”, Artech House, 1999.
18. J. Korhonen, “Introduction to 3G Mobile Communications”, Artech House, 2001.
19. C. Cripps, “RF Power Amplifiers for Wireless Communications”, Chapter 1, pp. 6-9, 1999.
20. S. M. Sze, “Semiconductor Devices - Physics and Technology”, Section 6.2, pp. 186-192, Second Edition, John Wiley, 1985-2002.
21. M.P. van der Heijden, H.C. de Graaff, L.C.N. de Vreede, J.R. Gajadharsing, and J.N. Burghartz, “Ultra-Linear Distributed Class-AB LDMOS RF Power Amplifier for Base Stations”, IEEE MTT Proceedings, Abstract WEIF-42, pp. 1373-1366,2001.
22. F. Schwierz and J.J. Liou, “Modern Microwave Transistors”, Chapter 1, pp. 9-11, Wiley-Interscience, 2003.
23. N. Pothecary, “Feedforward Linear Power Amplifiers”, Artech House, 1999.
24. H.S. Black, “Translating System, U.S. Patent 1,686,792, Issued October 29, 1928 and U.S. Patent 2,102,671”, Issued December 1937
25. F. H. Raab, P. Asbeck, S. Cripps, P.B. Kenington, Z.B. Popovich, N. Pothecary, J.F. Sevic, and N.O. Sokal, “RF and Microwave Power Amplifier and Transmitter Technologies - Part 4”, High Frequency Electronics Magazine, pp. 38-49, November 2003.
26. S. C. Cripps, “RF Power Amplifiers for Wireless Communications”, Chapter 9, pp. 263-267, Artech House, 1999.
27. K. Horiguchhi, M. Nakayama, Y. Sakai, K. Totani, H. Senda, Y. Ikeda, and O. Ishida, “A High Efficiency Feedforward Amplifier with a Series Diode Linearizer for Cellular Base Stations”, IEEE MTT Digest, Abstract WE2B-3, pp. 797-80, 2001.
28. S.M. Sze, “Semiconductor Devices - Physics and Technology”, Second Edition, John Wiley, 1985-2002.
29. Y. Taur and T.K. Ning, “Fundamentals of Modern VLSI Devices”, Cambridge University Press, 1988-2002.
30. B.J. Baliga “Power Semiconductor Devices”, PWS Publishing Company, 1996.
31. D. A. Grant and J. Gowar, “Power MOSFETs - Theory and Applications”, John Wiley and Sons, 1989.
32. F. Schwierz and J.J. Liou, “Modern Microwave Transistors - Theory, Design, and Performance”, Wiley-Interscience, 2003.
33. B.J. Baliga, “MOSFET Devices having Linear Transfer Characteristics when operating in Velocity Saturation Mode and Methods of Forming and Operating Same”, U.S. Patent Number 6,545,316, Issued April 8, 2003.
34. C. Canali, G. Majni, R. Minder, and G. Ottaviani, “Electron and Hole Drift Velocity Measurements in Silicon”, IEEE Trans. Electron Devices, Vol. ED-22, pp. 1045-1047, 1975.
35. D. A. Grant and J. Gowar, “Power MOSFETs - Theory and Applications”, John Wiley and Sons, 1989.
36. G. Deboy, M. Marz, J.P. Stengl, H. Strack, J. Tihanyi, and H. Weber, “A New Generation of High Voltage MOSFETs breaks the limit line for Silicon”, IEEE International Electron Devices Meeting Digest, pp. 683-685,1998.
37. B.J. Baliga, “Vertical Field Effect Transistors having improved Breakdown Voltage and Low On-Resistance”, U.S. Patent # 5,637,898, Issued June 10, 1997.
38. S. Ohr, “Lateral DMOS gains on GaAs in Cellular Basestations”, EE Times, February 10, 1999.
39. A. Bindra, “Lateral-diffused MOS power transistors vie for poweramp sockets by improving efficiency, linearity, peak power, and costper-watt”, Electronic Design Magazine, Vol. 48, Number 3, February 7, 2000.
40. MEDICI Two-Dimensional Device Simulation Program, Avant! Corporation, Fremont, CA.
41. Advanced Design System (ADS) Program, Agilent Corporation, Palo Alto, CA.
42. J.A. Appels and H.M.J. Vaes, “High Voltage Thin Layer Devices (RESURF Devices)”, IEEE International Electron Devices Meetings, Abstract 10.1, pp. 238-241, 1979.
43. P. Perugupall, M. Trivedi, K. Shenai, and S.K. Leong, “Modeling and Characterization of an 80 V Silicon LDMOSFET for Emerging RFIC Applications”, IEEE Trans Electron Devices, Vol. ED-45, pp. 1468-1478,1998.
44. A. Wood, “LDMOS Transistor Powers PCS Base-Station Amplifiers”, Microwaves and RF, pp. 69-80, March 1998.
45. G. Ma, W. Burger, and C. Dragon, “High efficiency LDMOS Power FET for Low Voltage Wireless Communications”, IEEE International Electron Devices Meeting, Abstract 4.3.1, pp. 91-94, 1996.
46. O. Lembeye and J-C. Nanan, “Effect of Temperature on High Power RF LDMOS Transistors, Applied Microwave and Wireless, pp. 36-43, August 2003.
47. S. Xu, A. Shibib, Z. Xie, H. Sofar, J. Lot, D. Farrel, M. Matrapasqua, “High Performance Rf LDMOSFET Technology for 2.1 GHz Power Amplifier Applications”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 190-195, 2003.
48. J. Jang, O. Tornblad, T. Arnborg, Q. Chen, K. Banerjee, Z. Yu, and R.W. Dutton, “RF LDMOS Characterization and its Compact Modeling”, IEEE MTT Digest, pp. 967-970, 2001.
49. A. Shibib, S. Xu, Z. Xie, P. Gammel, M. Mastrapasqua, and I. Kiziyalli, “Control of Hot Carrier Degradation in LDMOS Devices by a Dummy Gate Field Plate: Experimental Demonstration”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 233-235, 2004.
50. B. J. Baliga, “Power Semiconductor Devices”, PWS Publishing Company, 1996.
51. D.A. Grant and J. Gowar, “Power MOSFETs: Theory and Applications”, John Wiley and Sons, 1989.
52. M. Trivedi, P. Khandelwal, and K. Shenai, “Performance Modeling of RF Power MOSFETs”, IEEE Transactions on Electron Devices, Vol. ED-46, pp. 1794-1802, 1999
53. H. Esaki and O. Ishikawa, “A 900 MHz VD-MOSFET with Silicide Gate Self-Aligned Channel”, International Electron Devices Meeting, Abstract 16.6, pp. 447-450, 1984.
54. S. Xu, C. Ren, Y.C. Liang, P-D. Foo, and J.K.O. Sin, “Theoretical Analysis and Experimental Characterization of the Dummy-Gate VDMOSFET”, IEEE Transactions on Electron Devices, Vol. ED-48, pp. 2168-2176,2001.
55. D. Ueda, H. Takagi, and G. Kano, “A New Vertical Double Diffused MOSFET - The Self-Aligned Terraced-Gate MOSFET”, IEEE Transactions on Electron Devices, Vol. ED-31, pp. 416-420, 1984.
56. B.J. Baliga, “Semiconductors for High Voltage Vertical Channel Field Effect Transistors”, J. Applied Physics, Vol. 53, pp. 1759-1764, 1982.
57. B.J. Baliga, “Power Semiconductor Device Figure of Merit for High Frequency Applications”, IEEE Electron Device Letters, Vol. EDL-10, pp.455-457, 1989.
58. J.A. Appels and H.M.J. Vaes, “High Voltage Thin Layer Devices (RESURF) Devices”, IEEE International Electron Devices Meeting, Abstract 10.1, pp. 238-241, 1979.
59. B.J. Baliga, “Vertical Field effect Transistors having Improved Breakdown Voltage and Low ON-Resistance”, U.S. Patent # 5,637,898, Issued June 10, 1997.
60. G. Deboy, M. Marz, J-P. Stengl, H. Strack, J. Tihanyi, and H. Weber, “A New Generation of High Voltage MOSFETs breaks the limit line of Silicon”, IEEE International Electron Devices Meeting, Abstract 26.2.1, pp. 683-685, 1998.
61. B.J. Baliga, “Power Semiconductor Devices having improved High Frequency Switching and Breakdown Characteristics”, U.S. Patent # 5,998,833, Issued December 7, 1999.
62. B. J. Baliga, “Power Semiconductor Devices”, PWS Publishing Company, 1995.
63. B. J. Baliga, “Power Semiconductor Devices having Trench-based Gate Electrodes and Field Plates”, U.S. Patent # 6,388,286, Issued May 14, 2002.
64. B.J. Baliga, “MOSFET Devices having Linear Transfer Characteristics when Operating in Velocity Saturation Mode and Methods of Forming and Operating the Same”, U.S. Patent # 6,545,316, Issued April 8, 2003.
65. B.J. Baliga, “Power Semiconductor Devices”, PWS Publishing Company, 1995.
66. “Improved Electrical and Thermal Performance of Ultra-thin RF LDMOS Power Transistors”, Agere Systems Website, March 2003.
67. S. Xu, A. Shibib, Z. Xie, H. Sofar, J. Lot, D. Farrel, M. Matrapasqua, “High Performance Rf LDMOSFET Technology for 2.1 GHz Power Amplifier Applications”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 190-195, 2003.
68. B.J. Baliga, “Packaged Power Devices having Vertical Power MOSFETs Therein that are Flip-Chip Mounted to Slotted Gate Electrode Strip-Lines”, U.S. Patent # 6,586,833, Issued July 1, 2003.
69. B.J. Baliga, “Power Semiconductor Devices”, PWS Publishing Company, 1995.
70. B.J. Baliga, “Radio Frequency (RF) Power Devices having Faraday Shield Layers Therein”, U.S. Patent # 6,653,691, Issued November 25, 2003.
71. B.J. Baliga, “Vertical Power Devices having Trench based Electrodes Therein”, U. S. Patent # 6,649,975, Issued November 18, 2003.
72. B.J. Baliga, “Power Semiconductor Devices having Trench Based Gate Electrodes and Field Plates”, U.S. Patent # 6,388,286, Issued May 14, 2002.
73. M-L. Chen, C-W Leung, W.T. Cochran, W. Jungling, C. Dziuba, and T. Yang, “Suppression of Hot-Carrier Effects in Submicrometer CMOS Technology”, IEEE Transactions on Electron Devices, Vol. ED-35, pp. 2210-2220, 1988.
74. J.J. Sanchez, K.K. Hsueh, and T.A. DeMassa, “Drain-Engineered Hot-Electron-Resistant Devices Structures: A Review”, IEEE Transactions on Electron Devices, Vol. ED-36, pp. 1125-1132, 1989.
75. G. Cao, S.K. Manhas, E.M.S. Narayanan, M.M. De Souza, and D. Hinchley, “Comparative study of Drift Region Designs in RF LDMOSFETs”, IEEE Transactions on Electron Devices, Vol. ED-51, pp. 1296-1303, 2004.
76. S. Tam, P-K Ko, C. Hu, and R.S. Muller, “Correlation between Substrate and Gate Currents in MOSFETs”, IEEE Transactions on Electron Devices, Vol. ED-29, pp. 1740-1744, 1982.
77. B.J. Baliga, “Packaged Power Devices having Vertical Power MOSFETs Therein that are Flip-Chip Mounted to Slotted Gate Electrode Strip-Lines”, U.S. Patent # 6,586,833, Issued July 1, 2003.
78. Silicon Semiconductor Corporation, 633 Davis drive, Durham, NC 27713.
79. G. Fischer and B.J. Baliga, “Super-Linear (SL) RF Power MOSFET Technology for Cellular Base Station Applications”, IEEE Transactions on Microwave Theory and Techniques, (Submitted for publication).