Pipelined parallel AC-based approach for multi-string matching

Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS

Volumn , Issue , 2008, Pages 665-672

  Lin, Wei ^a,b   Liu, Bin ^a  

^a TSINGHUA UNIVERSITY   (China)

^b CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE; PIPELINES; STATIC RANDOM ACCESS STORAGE; TREES (MATHEMATICS);

AHO-CORASICK; CONTROL OVERHEADS; HARDWARE IMPLEMENTATIONS; HIGH-SPEED; INCREMENTAL UPDATES; MEMORY COSTS; MEMORY EFFICIENT; NEW APPLICATIONS; REAL-TIME PACKETS; STATE TRANSITION GRAPHS; STRING-MATCHING; TRANSITION RULES;

PARALLEL ALGORITHMS;

EID: 60649110475     PISSN: 15219097     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPADS.2008.47     Document Type: Conference Paper

References (19)

1. Alfred V. Aho and Margaret J. Corasick, Efficient String Matching: An Aid to Bibliographic Search. Communications of the ACM, 1975. 18(6): p. 333-340.
2. Nathan Tuck, et al. Deterministic memory-efficient string matching algorithms for intrusion detection. 2004. Hongkong, China: Institute of Electrical and Electronics Engineers Inc., Piscataway, NJ 08855-1331, United States.
3. Lin Tan and Timothy Sherwood. A high throughput string matching architecture for intrusion detection and prevention. 2005. Madison, WI, United States: Institute of Electrical and Electronics Engineers Inc., New York, NY 10016-5997, United States.
4. I. Papaefstathiou V. Dimopoulos, D. Pnevmatikatos, A memory-efficient reconfigurable Aho-Corasick FSM implementation for intrusion detection systems, in IEEE ICSAMOS. 2007. p. 186-193.
5. Jan Van Lunteren. High-performance pattern-matching for intrusion detection. 2006. Barcelona, Spain: Institute of Electrical and Electronics Engineers Inc., Piscataway, NJ 08855-1331, United States.
6. Zachary K. Baker and Viktor K. Prasanna. Time and area efficient pattern matching on FPGAs. 2004. Monterey, CA., United States: Association for Computing Machinery.
7. Zachary K. Baker and Viktor K. Prasanna. A methodology for synthesis of efficient intrusion detection systems on FPGAs. 2004. Napa, CA, United States: IEEE Computer Society, Los Alamitos, CA 90720-1314, United States.
8. Long Bu and John A. Chandy. FPGA based network intrusion detection using content addressable memories. 2004. Napa, CA, United States: IEEE Computer Society, Los Alamitos, CA 90720-1314, United States.
9. Ioannis Sourdis and Dionisios Pnevmatikatos. Predecoded CAMs for efficient and high-speed NIDS pattern matching. 2004. Napa, CA, United States: IEEE Computer Society, Los Alamitos, CA 90720-1314, United States.
10. Christopher R. Clark and David E. Schimmel. Scalable pattern matching for high speed networks. 2004. Napa, CA, United States: IEEE Computer Society, Los Alamitos, CA 90720-1314, United States.
11. Derek Pao, Wei Lin, and Bin Liu, Pipelined Architecture for Multi-String Matching. Computer Architecture Letters, 2008.
12. Tian Song, Wei Zhang, Dongsheng Wang, Yibo Xue, A Memory Efficient Multiple Pattern Matching Architecture for Network Security, in IEEE INFOCOM 2008. 2008.
13. M. Alicherry, M. Muthuprasanna, and V. Kumar, High Speed Pattern Matching for Network IDS/IPS, in IEEE ICNP. 2006. p. 187-196.
14. Young H. Cho and William H. Mangione-Smith. A pattern matching co-processor for network security. 2005. Anaheim, CA, United States: Institute of Electrical and Electronics Engineers Inc., Piscataway, NJ 08855-1331, United States.
15. Giorgos Papadopoulos and Dionisios Pnevmatikatos. Hashing + Memory = low cost, exact pattern matching. 2005. Tampere, Finland: Institute of Electrical and Electronics Engineers Computer Society, Piscataway, NJ 08855-1331, United States.
16. Ioannis Sourdis, Dionisios N. Pnevmatikatos, and Stamatis Vassiliadis, Scalable multigigabit pattern matching for packet inspection. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008. 16(2): p. 156-166.
17. Sarang Dharmapurikar, et al., Deep packet inspection using parallel bloom filters. IEEE Micro, 2004. 24(1): p. 52-61.
18. Haoyu Song, et al. Snort offloader: A reconfigurable hardware NIDS filter. 2005. Tampere, Finland: Institute of Electrical and Electronics Engineers Computer Society, Piscataway, NJ 08855-1331, United States.
19. SNORT network intrusion detection system, http://www.snort.org