Automated task distribution in multicore network processors using statistical analysis

ANCS'07 - Proceedings of the 2007 ACM Symposium on Architecture for Networking and Communications

Volumn , Issue , 2007, Pages 67-76

  Mallik, Arindam ^a   Zhang, Yu ^a   Memik, Gokhan ^a  

^a NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATED TASKS; CHIP MULTIPROCESSOR; CORE PROCESSORS; EXECUTION TIME; IN-NETWORK; MEAN PROCESSING TIME; MULTI CORE; NETWORK PROCESSOR; NETWORKING APPLICATIONS; PERFORMANCE IMPROVEMENTS; PROCESSING TIME; RESOURCE UTILIZATIONS; SELECTIVE REPLICATION; STATISTICAL ANALYSIS; TASK ALLOCATION; TASK DISTRIBUTION;

PROBABILITY DENSITY FUNCTION; PROBABILITY DISTRIBUTIONS;

COMPUTER ARCHITECTURE;

EID: 60649084031     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1323548.1323563     Document Type: Conference Paper

References (25)

1. Baker, F., Requirements for IP version 4 routers. RFC 1812, June 1995.
2. Burger, D. and T. Austin, The SimpleScalar Tool Set, Version 2.0. 1997, Univ. of Wisconsin-Madison, Comp. Sci. Dept.
3. Chekuri, C., Approximation Algorithms for Scheduling Problems,Technical Report CS-TR-98-1611,, Computer Science Department, Stanford University. August 1998.
4. Chen, M.K., et al., Shangri-La: achieving high performance from compiled network applications while enabling ease of programming. ACM SIGPLAN Notices, 2005. 40(6): p. 224-236.
5. Datar, S. and M.A. Franklin, Task Scheduling of Processor Pipelines with Application to Network Processors, Department of Computer Science and Engineering, Washington University in St.Louis.
6. Devadas, S. and A.R. Newton., Algorithms for Hardware Allocation in Datapath Synthesis. IEEE Trans. On CAD, July 1989. 8, No. 7, pp. 768-781,(7).
7. Gordon, M.I., W. Thies, and S. Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, in International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 2006. p. 151-162.
8. Intel. The Intel® Pentium® 4 processor - Product Briefs, [http://www.intel.com/design/Pentium4/prodbref/index.htm].
9. Intel, Intel® IXP2400 Network Processor Thermal and Mechanical Design Guideline. March 2003.
10. Intel, C., Intel® IXP2800 Network Processor Product Brief. 2002: Santa Clara/CA.
11. Kohler, E. The Click Modular Router Project. in http://pdos.csail.mit. edu/click.
12. Kohler, E., et al., The Click modular router. ACM Transactions on Computer Systems, 2000. 18(3): p. 263-97.
13. McMahan, S., et al. A 600 MHz NT3 network processor. in The Digest of Technical Papers for IEEE International Solid-State Circuits Conference (ISSCC). 2003.
14. Memik, G. and W.H. Mangione-Smith. NEPAL: A Framework for Efficiently Structuring Applications for Network Processors. in Workshop on Network Processors - NP2 (held in conjunction with HPCA). Feb. 2003. Anaheim, CA.
15. Motorola, C-5 Network Processor Fact Sheet. Oct. 2001.
16. Plishker, W., et al. Automated Task Allocation for Network Processors. in Network System Design Conference Proceedings. October, 2004.
17. Postel, J., Internet Control Message Protocol. RFC 792 (Sept.), Internet Engineering Task Force. ftp://ftp.ietf.org/rfc/rfc0792.txt. 1981.
18. Postel, J., Internet Protocol. RFC 791 (Sept.), Internet Engineering Task Force. ftp://ftp.ietf.org/rfc/rfc0791.txt, 1981.
19. Schreedhar, M. and G. Varghese. Efficient Fair Queueing using Deficit Round Robin. in SIGCOMM'95. Aug/Sep 1995. Cambridge, MA.
20. Shachnai, H. and T. Tamir. Polynomial time approximation schemes for class-constrained packing problems. in Proceedings of Workshop on Approximation Algorithms. 2000.
21. Shah, N., W. Plishker, and K. Keutzer. NP-Click: A Programming Model for the Intel IXP1200. in 2nd Workshop on Network Processors (NP-2) at the 9th International Symposium on High Performance Computer Architecture (HPCA-9). February, 2003. Anaheim, CA.
22. Srinivasan, A., Multiprocessor Scheduling in Processor-based Router Platforms: Issues and Ideas. Network Processor Design:Issues and Practices, November 2003.
23. Tsai, M., et al. A Benchmarking Methodology for Network Processors. in 1st Network Processor Workshop, 8th Int. Symposium on High Performance Architectures. 2002.
24. Vin, H.M., et al. A Programming Environment for Packet-processing Systems: Design Considerations. in The Workshop on Network Processors & Applications - NP3. Held in conjunction with The 10th International Symposium on High-Performance Computer Architecture 2004.
25. Wheeler, B. and L. Gwennap, A Guide to Metro Network Processors. 8 ed. December, 2006: The Linley Group.