A reconfigurable 65nm SRAM achieving voltage scalability from 0.25-1.2V and performance scalability from 20kHz-200MHz

ESSCIRC 2008 - Proceedings of the 34th European Solid-State Circuits Conference

Volumn , Issue , 2008, Pages 282-285

  Sinangil, Mahmut E ^a   Verma, Naveen ^a   Chandrakasan, Anantha P ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HIGH VOLTAGES; LEAKAGE POWERS; LOW POWERS; LOW VOLTAGES; PERFORMANCE SCALABILITIES; RECONFIGURABLE; RECONFIGURABLE CIRCUITS; SRAM ARRAYS;

SCALABILITY;

STATIC RANDOM ACCESS STORAGE;

EID: 58049117797     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2008.4681847     Document Type: Conference Paper

References (8)

1. A. Wang and A. Chandrakasan, "A 180mV FIT Processor Using Subthreshold Circuit Techniques," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2004, pp. 292-293.
2. B. Calhoun and A. Chandrakasan, "A 256-kbit Sub-threshold SRAM in 65nm CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2006, pp. 628-629.
3. N. Verma and A. Chandrakasan, "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy" in IEEE Int. Solid-State Circuits Conf.(ISSCC) Dig. Tech. Papers, Feb. 2006, pp. 328-329.
4. T.-H. Kim, J. Liu, J. Keane, and C. H. Kim, "A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 330-331.
5. L. Chang, Y. Nakamura, R. K. Montoye, J. Sawada, A. K. Martin, K. Kinoshita, F. Gebara, K. Agarwal, D. Acharyya, W. Haensch, K. Hosokawa, and D. Jamsek, "A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS," in Symp. on VLSI Circuits (VLSI) Dig. Tech. Papers, June 2007, pp. 252-253.
6. B. Yu, E. Nowak. K. Noda, and C. Hu, "Reverse Short-Channel Effects and Channel-Engineering in Deep-Submicron MOSFETs: Modeling and Optimization," in Symp. on VLSI Technology (VLSI) Dig. Tech. Papers, June 1996, pp. 162-163.
7. K. Zhang, K. Hose, V. De, and B. Senyk, "The Scaling of Data Sensing Schemes for High Speed Cache Design in Sub-0.18/μm," in Symp. on VLSI Circuits (VLSI) Dig. Tech. Papers, June 2000, pp. 226-227.
8. B. Wicht, T. Nirschl, and D. S-Landsiedel, "Yield and Speed Optimization of a Latch-Type Voltage Sense Amplifier," IEEE Journal of Solid-Stale Circuits, vol. 39, pp. 1148-1158, July 2004.