Noise-induced synchronization among Sub-RF CMOS analog oscillators for skew-free clock distribution

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E91-A, Issue 9, 2008, Pages 2475-2481

  Utagawa, Akira ^a   Asai, Tetsuya ^a   Hirose, Tetsuya ^a   Amemiya, Yoshihito ^a  

^a HOKKAIDO UNIVERSITY   (Japan)

Author keywords

Clock distribution; Clock skew; Nonlinear oscillators; Synchronization

Indexed keywords

CIRCUIT OSCILLATIONS; CIRCUIT SIMULATION; CMOS INTEGRATED CIRCUITS; ELECTRIC CLOCKS; LSI CIRCUITS; OSCILLATORS (ELECTRONIC); SYNCHRONIZATION; TIMING CIRCUITS;

CLOCK DISTRIBUTION; CLOCK SKEWS; NOISE-INDUCED SYNCHRONIZATION; NON-LINEAR OSCILLATORS; ON-CHIP OSCILLATORS; PHASE-LOCKED OSCILLATIONS; PSEUDO-RANDOM NOISE; SYNCHRONOUS DIGITAL SYSTEM;

CLOCKS;

EID: 57949114558     PISSN: 09168508     EISSN: 17451337     Source Type: Journal    
DOI: 10.1093/ietfec/e91-a.9.2475     Document Type: Article

References (14)

1. H. Nakao, K. Arai, and K. Nagai, "Synchrony of limit-cycle oscillators induced by random external impulses," Phys. Rev. E, vol.72, 026220, 2005.
2. H. Nakao, K. Arai, and Y. Kawamura, "Noise-induced synchronization and clustering in ensembles of uncoupled limit-cycle oscillators," Phys. Rev. Lett., vol.98, 184101, 2007.
3. D.E. Brueske and S.H.K. Embabi, "A dynamic clock synchronization technique for large systems," IEEE Trans. Compon. Packag. Manuf. Technol. B, vol.17, pp.350-361, 1994.
4. R.S. Tsay, "An exact zero-skew clock routing algorithm," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.12, no.2, pp. 242-249, 1993.
5. R.B. Watson, Jr. and R.B. Iknaian, "Clock buffer chip with multiple target automatic skew compensation," IEEE J. Solid-State Circuits, vol.30, no.11, pp.1267-1276, 1995.
6. T.-H. Chao, Y.-C. Hsu, J.-M. Ho, and A.B. Kahng, "Zero skew clock routing with minimum wirelength," IEEE Trans. Circuits Syst. II, vol.39, no.11, pp.799-814, 1992.
7. M. Hashimoto, T. Yamamoto, and H. Onodera, "Statistical analysis of clock skew variation in H-tree structure," IEICE Trans. Fundamentals, Vol.E88-A, no.12, pp.3375-3381, Dec. 2005.
8. C.J. Myers, Asynchronous Circuit Design, Wiley-Interscience, 2001.
9. E. Takahashi, Y. Kasai, M. Murakawa, and T. Higuchi, "Post- fabrication clock-timing adjustment using genetic algorithms," IEEE J. Solid-State Circuits, vol.39, no.4, pp. 643-649, 2004.
10. A. Utagawa, T. Asai, T. Hirose, and Y. Amemiya, "An inhibitory neural-network circuit exhibiting noise shaping with subthreshold MOS neuron circuits," IEICE Trans. Fundamentals, vol.E90-A, no.10, pp. 2108-2115, Oct, 2007.
11. H.R. Wilson and J.D. Cowan, "Excitatory and inhibitory interactions in localized populations of model neurons," Biophys. J., vol.12, pp. 1-24, 1972.
12. T. Asai, Y., Kanazawa, T. Hirose, and Y. Amemiya, "Analog reaction-diffusion chip imitating the Belousov-Zhabotinsky reaction with hardware oregonator model," International Journal of Unconventional Computing, vol.1, no.2, pp. 123-147, 2005.
13. A.T. Winfree, The geometry of biological time, 2nd ed., Springer-Verlag, 2001.
14. K. Ichikawa, Y. Takahashi, and M. Nagata, "Experimental verification of power supply noise modeling for EMI analysis through on-board and on-chip noise measurements," IEICE Trans. Electron., vol.E90-C, no.6, pp. 1282-1290, June 2006.