A multi-core supported intrusion detection system

Proceedings - 2008 IFIP International Conference on Network and Parallel Computing, NPC 2008

Volumn , Issue , 2008, Pages 50-55

  Daxin, Tian ^a,b   Yang, Xiang ^b  

^a TIANJIN UNIVERSITY   (China)

^b CENTRAL QUEENSLAND UNIVERSITY   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CRIME; PARALLEL PROCESSING SYSTEMS; SECURITY OF DATA;

ANOMALY INTRUSION DETECTIONS; CORE PROCESSORS; DETECTION METHODS; EFFICIENT METHODS; HEBB RULES; HOST SYSTEMS; INTRUSION DETECTION SYSTEMS; NETWORK TRANSMISSIONS; ON CHIPS; SYSTEM SECURITIES;

INTRUSION DETECTION;

EID: 57949086713     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NPC.2008.19     Document Type: Conference Paper

References (16)

1. Gelsinger P.P., Gargini P.A., Parker G.H., Yu A.Y.C. Microprocessors circa 2000, IEEE Spectrum, Volume 26, Issue 10, 1989, pp.43-47.
2. AMD Multi-core White Paper, http:// www.sun.com/emrkt/innercircle/ newsletter/0505multicore_wp.pdf.
3. Intel Multi-Core Processors, http:// www.intel.com/technology/ architecture/downloads/quad-core-06.pdf.
4. Tendler J.M., Dodson J.S., Jr.Fields J.S., Le H., Sinharoy B. POWER4 system microarchitecture. IBM Journal of Research and Development, 46(1), 2002, pp.5-25.
5. Shi W.D., Lee H.H.S., Gu G.F., Falk L., Mudge T.N., Ghosh M. An intrusion-tolerant and self-recoverable network service system using a security enhanced chip multiprocessor. In Proceedings of the Second International Conference on Autonomic Computing, 2005, pp.263-273.
6. Shi W.D., Lee, H.H.S., Falk L., Ghosh M. An integrated framework for dependable and revivable architectures using multicore processors. In Proceedings of the 33rd International Symposium on Computer Architecture, 2006, pp.102-113.
7. Zhang X.Z., Xie Y., Lai X.J., Zhang S.S., Deng Z.J. A multi-core security architecture based on EFI. OTM Confederated International Conferences CoopIS, DOA, ODBASE, GADA, and IS 2007, pp.1675-1687.
8. Intel. Extensible Firmware Interface Specification Version 1.10 (December 2002), http://developer.intel.com/technology/efi/
9. Li Y., Lu P. SecCMP: a secure chip-multiprocessor architecture. In Proceedings of the 1st Workshop on Architectural and System Support for Improving Software Dependability, 2006, pp.72-76.
10. Pedersen T.P. A threshold cryptosystem without a trusted party. In Proceedings of Advances in Cryptology-EUROCRYPT, 1991, pp.522-526.
11. Ilgun K, Kemmerer R.A, and Porras P.A. State transition analysis: A rule-based intrusion detection approach. IEEE Transactions on Software Engneering, 21(3), 1995, pp.181-199.
12. Kumar S, Spafford E.H. A software architecture to support misuse intrusion detection. In Proceedings of the 18th National Conference on Information Security. 1995, pp.194-204.
13. Denning D.E. An Intrusion-Detection Model. IEEE Transaction on Software Engineering, Volume 13, Issue 2, 1987, pp.222-232.
14. Lee W.K., Stolfo S.J. A framework for constructing features and models for intrusion detection systems. ACM Transactions on Information and System Security, Volume 3, Issue 4, 2000, pp.227-261.
15. Hebb, Donald O. The Organization of Behavior. New York: Wiley, 1949.
16. McKenney P.E., Lee D.Y., Denny B.A. Traffic generator software release notes http://www.postel.org/services.html