Efficient online computation of core speeds to maximize the throughput of thermally constrained multi-core processors

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 537-542

  Rao, Ravishankar ^a   Vradhula, Sarma ^a  

^a Arizona State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; CONTROL THEORY; LINEAR PROGRAMMING; UNCERTAINTY ANALYSIS;

CONSTRAINT EQUATIONS; CONTROL METHODS; CORE PROCESSORS; CORE TEMPERATURES; DIAGONAL MATRIXES; FEEDBACK CONTROLLERS; GLOBAL SOLUTIONS; LINEAR PROGRAMS; LOCAL OPTIMUMS; LOCAL SOLUTIONS; MAXIMUM TEMPERATURES; MODEL UNCERTAINTIES; ONLINE COMPUTATIONS; OPTIMAL SPEEDS; PERFORMANCE OBJECTIVES; SPECIAL PROPERTIES; SPEED SOLUTIONS; TIME PERIODS; TIME STEPS; TIME WINDOWS; TRANSIENT SPEEDS; UPPER BOUNDS; WEIGHTED SUMS;

SPEED;

EID: 57849164041     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681627     Document Type: Conference Paper

References (20)

1. S. Borkar, "Thousand core chips - A technology perspective," in Proc. Design Automation Conf. (DAC), June 2007, pp. 746-749.
2. S. Siddha, V. Pallipadi, and A. Mallick, "Process scheduling challenges in the era of multi-core processors," Intel Technology Journal, vol. 11, no. 4, pp. 361-369, November 2007.
3. J. Li and J. F. Martínez, "Power-performance considerations of parallel computing on chip multiprocessors," ACM Trans. Archit. Code Optim., vol. 2, no. 4, pp. 397-422, 2005.
4. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in Proc. Intl' Symp. Microarch. (MICRO), 2006, pp. 347-358.
5. J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in Proc. ISCA, 2006.
6. Y. Li, B. Lee, D. Brooks, Z. Hu, and K. Skadron, "CMP design space exploration subject to physical constraints," in Proc. Intl' Symp. High Perf. Comp. Arch. (HPCA), 2006, pp. 15-26.
7. P. Chaparro, J. González, G. Magklis, Q. Cai, and A. González, "Understanding the thermal implications of multicore architectures," IEEE Trans. Parallel and Distributed Sys., vol. 18, no. 8, pp. 1055-1065, August 2007.
8. K. Skadron, M. R. Stan, K. Sankaranarayanan, W. Huang, S. Velusamy, and D. Tarjan, "Temperature-aware microarchitecture: Modeling and implementation," ACM TACO, vol. 1, no. 1, pp. 94-125, 2004.
9. R. Rao, S. Vrudhula, and C. Chakrabarti, "Throughput of multi-core processors under thermal constraints," in Proc. Intl' Symp. Low Power Electronics and Design (ISLPED), August 2007, pp. 201-207.
10. J. Donald and M. Martonosi, "Power efficiency for variation-tolerant multicore processors," in Proc. Intl' Symp. Low Power Electronics and Design (ISLPED), 2006, pp. 304-309.
11. S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. Boyd, and G. D. Micheli, "Temperature-aware processor frequency assignment for MPSoCs using convex optimization," in Proc. Intl' Conf. Hardware Software Codesign (CODES), 2007, pp. 111-116.
12. R. Mukherjee and S. O. Memik, "Physical aware frequency selection for dynamic thermal management in multi-core systems," in Proc. Intl' Conf. Computer Aided Design (ICCAD), 2006, pp. 547-552.
13. A. Cohen, F. Finkelstein, A. Mendelson, R. Ronen, and D. Rudoy, "On estimating optimal performance of cpu dynamic thermal management," IEEE Computer Architecture Letters, vol. 2, no. 1, pp. 6-6, 2003.
14. S. Zhang and K. Chatha, "Approximation algorithm for the temperatureaware scheduling problem," in Proc. ICCAD, November 2007.
15. R. Rao and S. Vrudhula, "Peformance optimal processor throttling under thermal constraints," in Proc. CASES, October 2007, pp. 257-266.
16. P. Clarke, "Physics is not the hurdle for scaling CMOS," EE Times, 2003. [Online]. Available: http://www.eetimes.com/story/ OEG20030923S0037
17. W. Liao, L. He, and K. M. Lepak, "Temperature and supply voltage aware performance and power modeling at microarchitecture level," IEEE TCAD, vol. 24, no. 7, pp. 1042-1053, July 2005.
18. W. Huang, M. R. Stan, K. Skadron, K. Sankaranarayanan, and S. Ghosh, "Hotspot: A compact thermal modeling method for CMOS VLSI systems," IEEE Trans. VLSI Sys., vol. 14, no. 5, pp. 501-513, May 2006.
19. Y. Han, I. Koren, and C. M. Krishna, "Temptor: A lightweight runtime temperature monitoring tool using performance counters," in Workshop on Temp. Aware Comp. Sys. (TACS), 2006.
20. D. S. Naidu, Optimal Control Systems. CRC Press, 2002.