Design and implementation of the blue gene/P snoop filter

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2008, Pages 5-14

  Salapura, Valentina ^a   Blumrich, Matthias ^a   Gara, Alan ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COHERENT LIGHT; COMPUTERS;

AVERAGE PERFORMANCES; CACHE LINES; COHERENCE TRAFFICS; CORE PROCESSORS; HARDWARE MEASUREMENTS; NAS BENCHMARKS; NORMAL LOADS; POWER SAVINGS; SNOOP FILTERING; SNOOP FILTERS;

COMPUTER ARCHITECTURE;

EID: 57749177709     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2008.4658623     Document Type: Conference Paper

References (27)

1. Special issue on the IBM POWER4 system. IBM Journal of Research and Development, 46(1), January 2002.
2. Special issue on the IBM Blue Gene/L system. IBM Journal of Research and Development, 49(2/3), March/May 2005.
3. Advanced Micro Devices. AMD multi-core technology. http://multicore.amd. com, 2007.
4. F. Aono and M. Kimura. The Azusa 16-way Itanium server. IEEE Micro, 20(5):54-60, September/October 2000.
5. F. Briggs, S. Chittor, and K. Cheng. Micro-architecture techniques in the Intel E8870 scalable memory controller. In Proceedings of the 3rd Workshop on Memory Performance Issues, pages 30-36, June 2004.
6. A. A. Bright, M. R. Ellavsky, A. Gara, R. A. Haring, G. V. Kopcsay, R. F. Lembach, J. A. Marcella, M. Ohmacht, and V. Salapura. Creating the Blue Gene/L supercomputer from low power SoC ASICs. In Digest of Technical Papers, 2005 IEEE International Solid-State Circuits Conference, pages 188-189, 2005.
7. S. Chinthamani and R. Iyer. Design and evaluation of snoop filters for web servers. In Proceedings of the 2004 Symposium on Performance Evaluation of Computer Telecommunication Systems, July 2004.
8. R. Dennard, F. Gaensslen, H.-N. Yu, V. Rideout, E. Bassous, and A. LeBlanc. Design of ion-implanted MOSFETs with very small physical dimensions. IEEE Journal of Solid-State Circuits, pages 256-268, 1974.
9. S. Ekman, F. Dahlgren, and P. Stenstrom. TLB and snoop energy-reduction using virtual caches in low-power chip-multiprocessors. In Proceedings of the 2002 International Symposium on Low Power Electronics and Design, pages 243-246, August 2002.
10. S. Gochman, A. Mendelson, A. Naveh, and E. Rotem. Introduction to Intel Core Duo processor architecture. Intel Technology Journal, May 2006.
11. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid State Circuits, 31(9):1277-1284, September 1996.
12. M. Gschwind, H. P. Hofstee, B. Flachs, M. Hopkins, Y. Watanabe, and T. Yamazaki. Synergistic processing in Cell's multicore architecture. IEEE Micro, 26(2):10-24, March 2006.
13. M. Gschwind, P. Hofstee, B. Flachs, M. Hopkins, Y. Watanabe, and T. Yamazaki. A novel SIMD architecture for the CELL heterogeneous chip-multiprocessor. In Hot Chips 17, Palo Alto, CA, August 2005.
14. IBM Blue Gene team. Overview of the IBM Blue Gene/P project. IBM Journal of Research and Development, 52(1/2), January 2008.
15. International Business Machines. PPC450Ax6 embedded processor core. Users Manual, SA14-2754-04, September 2006.
16. K. Kant. Estimation of invalidation and writeback rates in multiple processor systems. http://kkant.gamerspace.net/papers/inval.pdf.
17. C. Keltcher, K. McGrath, A. Ahmed, and P. Conway. The AMD opteron processor for multiprocessor servers. IEEE Micro, 23(2):66-76, March/April 2003.
18. A. Moshovos. Regionscout: Exploiting coarse grain sharing in snoop-based coherence. In Proceedings of the 32nd Annual International Symposium on Computer Architecture, pages 234-245, June 2005.
19. A. Moshovos, G. Memik, B. Falsafi, and A. N. Choudhary. JETTY: Filtering snoops for reduced energy consumption in SMP servers. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, pages 85-96, 2001.
20. A.-T. Nguyen, M. Michael, A. Sharma, and J. Torrellas. The Augmint multiprocessor simulation toolkit for Intel x86 architectures. In Proceedings of 1996 International Conference on Computer Design, pages 486-490, October 1996.
21. V. Salapura, M. Blumrich, and A. Gara. Improving the accuracy of snoop filtering using stream registers. In Proceedings of the 8th MEDEA Workshop, pages 25-32, September 2007.
22. V. Salapura et al. Power and performance optimization at the system level. In Proceedings of the 2nd International Conference on Computing Frontiers, pages 125-132, Ischia, Italy, May 2005. ACM.
23. C. Saldanha and M. Lipasti. Power efficient cache coherence. In Proceedings of the Workshop on Memory Performance Issues, June 2001.
24. J. Singh, W.-D. Weber, and A. Gupta. Splash: Stanford parallel applications for shared memory. Computer Architecture News, pages 5-44, March 1992.
25. B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. Power5 system microarchitecture. IBM Journal of Research and Development, 49(4/5), July 2005.
26. V. Srinivasan, D. Brooks, M. Gschwind, P. Bose, V. Zyuban, P. Strenski, and P. Emma. Optimizing pipelines for power and performance. In Proceedings of the 35th Annual International Symposium on Microarchitecture, pages 333-344, Istanbul, Turkey, November 2002. ACM/IEEE.
27. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-36. ACM, June 1995.