A performance evaluation of the Nehalem quad-core processor for scientific computing

Parallel Processing Letters

Volumn 18, Issue 4, 2008, Pages 453-469

  Barker, Kevin J ^a   Davis, Kei ^a   Hoisie, Adolfy ^a   Kerbyson, Darren J ^a   Lang, Mike ^a   Pakin, Scott ^a   Sancho, Jose Carlos ^a  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

Author keywords

Multi core; Performance Analysis; Scientific Applications

Indexed keywords

APPLICATIONS; CODES (SYMBOLS); COMPUTER ARCHITECTURE; SCALABILITY;

BARCELONA; BUILDING BLOCKS; CORE PROCESSORS; INTEGRATED MEMORY CONTROLLERS; INTEL PROCESSORS; MICROBENCHMARKS; MULTI-CORE; MULTITHREADING; PERFORMANCE ANALYSIS; PERFORMANCE EVALUATIONS; SCIENTIFIC APPLICATIONS; SCIENTIFIC COMPUTING; SOME APPLICATIONS;

MULTITASKING;

EID: 57649208491     PISSN: 01296264     EISSN: None     Source Type: Journal    
DOI: 10.1142/S012962640800351X     Document Type: Conference Paper

References (15)

1. A. Hoisie, G. Johnson, D.J. Kerbyson, M. Lang, and S. Pakin, A Performance Comparison Through Benchmarking and Modeling of Three Supercomputers: Blue Gene/L, Read Storm and ASC Purple, in Proc. IEEE/ACM Super Computing, Tampa, FL, Nov. 2006.
2. K.J. Barker, K. Davis, A. Hoisie, D.J. Kerbyson, M. Lang, S. Pakin, J.C. Sancho, Entering the Petaflop Era: The Architecture and Performance of Roadrunner, in Proc. IEEE/ACM Super Computing, Austin, TX, Nov. 2008.
3. K.J. Barker, K. Davis, A. Hoisie, D.J. Kerbyson, M. Lang, S. Pakin, J.C. Sancho, Experiences in Scaling Scientific Applications on Current-generation Quad-core Processors, in Proc. workshop on Large-Scale Parallel Processing (LSPP), Int. Parallel and Distributed Processing Symposium (IPDPS), Miami, FL, Apr. 2008.
4. Intel White Paper, First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem), Intel publication 0408/VP/HBD/PDF 319724-001US, Apr. 2008.
5. AMD White Paper, Hyper Transport Technology I/O Link, A High-Bandwidth I/O Architecture, Advanced Micro Devices, Inc., One AMD Place, Sunnyvale, CA 94088, #25012A, July 20, 2001.
6. Intel Corporation, Quad-core Intel Xeon Processor 7300 Series. Product Brief. 2007.
7. J. McCalpin, Memory bandwidth and machine balance in current high performance computers, in IEEE Comp. Soc. Tech. committee on Computer Architecture (TCCA) Newsletter, Dec. 1995, 19-25.
8. N. Wichmann, M. Adams, S. Ethier. New Advances in the Gyrokinetic Toriodal Code and Their Impact on Performance on the Cray XT Series, in Proc. Cray User Group (CUG), Seattle, WA, 2007.
9. R.S. Baker, A Block Adaptive Mesh Refinement Algorithm for the Neutral Particle Transport Equation, Nuclear Science & Engineering 141(1) (2002) 1-12.
10. D.J. Kerbyson, H.J. Alme, A. Hoisie, F. Petrini, H.J. Wasserman, and M.L. Gittings, Predictive Performance and Scalability Modeling of a Large-scale Application, in Proc. IEEE/ACM Supercomputing, Denver, CO, Nov. 2001.
11. S.J. Zhou, D.M. Beazley, P.S. Lomdahl, B.L. Holian, Large-scale molecular dynamics simulations of fracture and deformation, J. of Computer-Aided Materials Design 3(1-3) (1995) 183-186.
12. K.R. Koch, R.S. Baker, R.E. Alcouffe, Solution of the First-Order Form of the 3-D Discrete Ordinates Equation on a Massively Parallel Processor, Trans. of the American Nuclear Soc. 65 (1992) 198-199.
13. A. Hoisie, O. Lubeck, H.J. Wasserman, Performance and Scalability Analysis of Teraflop-Scale Parallel Architectures using Multidimensional Wavefront Applications, Int. J. of High Performance Computing Applications 14(4) (2000) 330-346.
14. J.M. Blondin, VH-1 User's Guide. North Carolina State University, 1999.
15. K. Bowers. Speed optimal implementation of a fully relativistic 3d particle push with charge conserving current accumulation on modern processors, in Proc. 18th Int. Conf. Numerical Simulation of Plasmas, 2003, 383.