Integrated power management circuit for piezoelectronic generator in wireless monitoring system of orthopaedic implants

IET Circuits, Devices and Systems

Volumn 2, Issue 6, 2008, Pages 485-494

  Jia, C ^a   Chen, H ^a   Liu, M ^a   Zhang, C ^a   Wang, Z ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL SYSTEM STABILITY; CONVERSION EFFICIENCY; DC-DC CONVERTERS; ELECTRIC POTENTIAL; ELECTRIC POWER DISTRIBUTION; ELECTRIC POWER SYSTEMS; ELECTRIC POWER TRANSMISSION NETWORKS; ELECTRIC POWER UTILIZATION; ENERGY MANAGEMENT; HVDC POWER TRANSMISSION; PIEZOELECTRIC ACTUATORS; PIEZOELECTRIC MATERIALS; PIEZOELECTRIC TRANSDUCERS; POWER CONVERTERS; SEMICONDUCTING LEAD COMPOUNDS; VOLTAGE REGULATORS; WIRELESS TELECOMMUNICATION SYSTEMS;

BANDGAP REFERENCES; BIOMEDICAL APPLICATIONS; DIRECT CURRENTS; ELECTRICAL DEVICES; ELECTRICAL ENERGIES; INTEGRATED POWER MANAGEMENT CIRCUITS; LINEAR VOLTAGE REGULATORS; LOW DROPOUTS; LOW POWERS; MECHANICAL ENERGIES; ORTHOPAEDIC IMPLANTS; OVERALL SYSTEMS; POWER CONSUMPTIONS; POWER SUPPLIES; POWER SUPPLY CURRENTS; SIMULATION RESULTS; SUPPLY CURRENTS; SWITCHED CAPACITORS; SWITCHING PROCESSES; TEMPERATURE CO-EFFICIENT; THRESHOLD REGIONS; WIRELESS MONITORING SYSTEMS;

ELECTRIC GENERATORS;

EID: 57349184089     PISSN: 1751858X     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-cds:20070342     Document Type: Article

References (19)

1. Platt, S.R., Farritor, S., and Haider, H.: ' On low-frequency electric power generation with PZT ceramics ', IEEE/ASME Trans. Mechatron., 2005, 10, (2), p. 240-252
2. Chen, H., Liu, M., Jia, C., Zhang, C., and Wang, Z.: ' Low power IC design of the wireless monitoring system of the orthopedic implants ', Proc. 29th Annual Int. Conf. IEEE Engineering in Medicine and Biology Society 2007, Lyon, France, August, 2007, p. 5766-5769
3. Kymissis, J., Kendall, C., Paradiso, J.J., and Gershenfeld, N.: ' Parasitic power harvesting in shoes ', Proc. 2nd IEEE Int. Conf.Wearable Computing, Los Alamitos, CA, August, 1998, p. 132-139
4. Shenck, N.S., and Paradiso, J.A.: ' Energy scavenging with shoe-mounted piezoelectrics ', IEEE Micro., 2001, 21, (3), p. 30-42 0272-1732
5. Chen, H., Jia, C., Wang, Z., and Liu, C.: ' Power harvesting with PZT ceramics ', Proc. 2007 IEEE Int. Symp. Circuit and Systems (ISCAS2007), New Orleans, LA, USA, May, 2007, p. 557-560
6. Chen, H., Jia, C., Liu, M., and Wang, Z.: ' On power harvesting using pzt ceramics in orthopaedic implants and circuit design ', J. Tsinghua University (Sci. and Technolo.), 2008, 48, (1), p. 128-131, (Chinese version)
7. Le, T.T., Han, J., von Jouanne, A., Mayaram, K., and Fiez, T.S.: ' Piezoelectric micro-power generation interface circuits ', IEEE J. Solid-State Circuits., 2006, 41, (6), p. 1411-1420 0018-9200
8. Ghovanloo, M., and Najafi, K.: ' Fully integrated wideband high-current rectifiers for inductively powered devices ', IEEE J. Solid-State Circuits, 2004, 39, (11), p. 1976-1984 0018-9200
9. Mok, P.K.T., and Leung, K.N.: ' Design considerations of recent advanced low-voltage low-temperature-coefficient CMOS bandgap voltage reference ', CICC, Orlando, FL, USA, October, 2004, p. 635-642
10. Banba, H., Shiga, H., and Umezawa, A.: et al. ' A CMOS bandgap reference circuit with sub-1-V operation ', IEEE J. Solid-State Circuits, 1999, 34, (5), p. 670-674 0018-9200
11. Flandre, D., Viviani, A., Eggermont, J-P., Gentinne, B., and Jespers, P.G.A.: ' Improved synthesis of gain-boosted regulated-cascode CMOS stages using symbolic analysis and gm/ID methodology ', J. Solid-State Circuits, 1997, 32, (7), p. 1006-1012
12. Enz, C.C., and Vittoz, E.A.: ' CMOS low-power analog circuit design ', Cavin, R., Liu, W., Designing low power digital systems, Emerging Technologies, (Institute of Electrical & Electronics Engineers, 1996), p. 79-133
13. Cunha, A.I.A., Schneider, M.C., and Galup-Montoro, C.: ' An MOS transistor model for analog circuit design ', IEEE J. Solid-State Circuits, 1998, 33, (10), p. 1510-1519 0018-9200
14. Makowski, M.S., and Maksimovic, D.: ' Performance limits of switched-capacitor DC-DC converters ', PESC'95 Record, 26th Annual IEEE(2), Atlanta, Georgia, 1995, p. 1215-1221
15. Abedinpour, S., Bakkaloglu, B., and Kiaei, S.: ' A multi-stage interleaved synchronous buck converter with integrated output filter in a 0.18m SiGe process ', ISSCC, San Francisco, CA, USA, 2006, p. 356-358
16. Favrat, P., Deval, P., and Declercq, M.J.: ' A high-efficiency CMOS voltage doubler ', IEEE J. Solid-State Circuits, 1998, 33, (3), p. 410-416 0018-9200
17. Roubik, G.: ' Introduction to CMOS op-amps and comparators ', (John Wiley &Sons, New York, 1999)
18. Allstot, D.J.: ' A precision variable-supply CMOS comparator ', IEEE J. Solid-State Circuits, 1982, 17, (6), p. 1080-1087 0018-9200
19. Gupta, V., and Rincón-Mora, G.A.: ' A 5mA 0.6m CMOS Miller-compensated LDO regulator with -27dB worst-case power-supply rejection using 60pF of on-chip capacitance ', ISSCC, San Francisco, CA, USA, 2007, p. 520-521